

**$\mu$ PD78350A, 78352A****16/8 BIT SINGLE-CHIP MICROCOMPUTER**

The  $\mu$ PD78352A is a product of the 16/8-bit single-chip microcomputer 78K/III series. It contains a 16-bit high-performance CPU.

The  $\mu$ PD78352A contains only hardware necessary for operating as an ASIC controller so that a unique application system with the ASIC connected can be developed. And, since the sum-of-products instruction is added to enhance operation functions, the  $\mu$ PD78352A can be used in many fields as high-speed, simple CPU.

The  $\mu$ PD78350A is a ROM-less version of the  $\mu$ PD78352A. The  $\mu$ PD78P352 is a PROM version of the  $\mu$ PD78352A.

**The following user's manuals completely describe the functions of the  $\mu$ PD78350 and  $\mu$ PD78352A. Be sure to read them before designing an application system.**

$\mu$ PD78352A User's Manual, Hardware: IEU-781

$\mu$ PD78356 User's Manual, Instruction: IEU-853

**FEATURES**

- 16-bit internal architecture, 8-bit external data bus
- High-speed data processing using the pipeline control system and high-speed operation clock
  - Minimum instruction execution time: 125 ns (in operation at an internal clock of 16 MHz or an external clock of 32 MHz)
- Internal memory: ROM: Not provided ( $\mu$ PD78350A)  
32Kbytes ( $\mu$ PD78352A)  
RAM: 640 bytes
- An instruction set suited for control applications ( $\mu$ PD78322 upward compatible)
  - Multiply/divide instruction (16 bits × 16 bits, 32 bits + 16 bits)
  - Sum-of-products operation instruction (16 bits × 16 bits + 32 bits)
  - Bit manipulation instruction and so on
- Built-in high-speed interrupt controller
  - A 4-level priority can be specified.
  - One interrupt processing mode can be selected out of three types: vectored interrupt function, macro service function, and context switching function.
- 8-bit PWM signal output function: 2 channels

**APPLICATIONS**

- Office automation (OA) field such as for hard disk drive or floppy disk drive control
- Factory automation (FA) field

**Unless otherwise specified, the description of the  $\mu$ PD78352A applies to the  $\mu$ PD78350A.**

The information in this document is subject to change without notice.

## ORDERING INFORMATION

Part number	Package	Internal ROM
$\mu$ PD78350AG-22	64-pin plastic QFP (14 × 14 mm)	Not provided
$\mu$ PD78352AG-xxx-22	64-pin plastic QFP (14 × 14 mm)	Mask ROM

Remark xxx indicates a ROM code.

## QUALITY GRADE

Standard


Please refer to *Quality Grades on NEC Semiconductor Devices* (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

DIFFERENCES BETWEEN THE  $\mu$ PD78352A AND  $\mu$ PD78350A

Part number Item	$\mu$ PD78352A	$\mu$ PD78350A
Internal ROM	32K bytes	Not provided
I/O pins	Input pins	6
	I/O pins	24
	Total	30
P40/AD0 - P47/AD7	8-bit I/O port (P40 to P47) These pins function as an address/data bus (AD0 to AD7) when the external memory is expanded. <b>Note</b>	P40 to P47 are not provided. These pins function only as an address data bus (AD0 to AD7).
P50/A8 - P57/A15	8-bit I/O port (P50 to P57) These pins function as an address bus (A8 to A15) when the external memory is expanded. <b>Note</b>	P50 to P57 are not provided. These pins function only as an address bus (A8 to A15).
P90/RD, P91/WR	4-bit I/O port (P90 to P93) When the external memory is expanded, P90 functions as the RD output pin and P91 functions as the WR output pin. P92 functions as the IC pin.	P90 and P91 are not provided. These pins function only as RD and WR strobe signal output pins.
P92/IC-Open, P93		P92 and P93 are not provided.
MODE0, MODE1	<ul style="list-style-type: none"> <li>Normal operating mode Set both MODE0 and MODE1 low.</li> <li>ROM-less mode Set MODE0 high and MODE1 low.</li> </ul>	Always set MODE0 high and MODE1 low.
Access to external memory	Setting the memory expansion mode register (MM) allows external memory to be expanded sequentially to the following size: 256 bytes, 4K bytes, 16K bytes, and 32K bytes.	An external memory of 64K bytes can be accessed independently of the setting of the memory expansion mode register (MM).

**Note** Which pins are used as an address bus depends upon the size of external memory (set by the memory expansion mode register).

## 78K/III SERIES PRODUCT DEVELOPMENT




**Note** Under development

## PIN CONFIGURATION (TOP VIEW)

(1) Pin configuration of the  $\mu$ PD78350A


64-pin plastic QFP (14 × 14 mm)



- Cautions**
1. Connect the IC·VDD pin directly to the VDD pin.
  2. Connect the IC·RH pin to the VDD pin through a resistor.
  3. Leave the IC·Open pin open.

(2) Pin configuration of the  $\mu$ PD78352A

64-pin plastic QFP (14 × 14 mm)




- Cautions**
1. Connect the IC·Vdd pin directly to the Vdd pin.
  2. Leave the P92/IC-Open pin open when using an external expansion memory.

P00 - P07 : Port 0  
P10 - P17 : Port 1  
P20 - P25 : Port 2  
P30 - P37 : Port 3  
P40 - P47 : Port 4  
P50 - P57 : Port 5  
P90 - P93 : Port 9  
NMI : Nonmaskable interrupt  
INTP0 - INTP3 : Interrupt from peripherals  
TI : Timer input  
PWM0, PWM1 : Pulse width modulation output  
WDTO : Watchdog timer output  
**MODE0, MODE1:** Mode  
AD0 - AD7 : Address/data bus  
A8 - A15 : Address bus  
ASTB : Address strobe  
RD : Read strobe  
WR : Write strobe  
CLKOUT : Clock output  
WAIT : Wait  
RESET : Reset  
X1, X2 : Crystal  
Vdd : Power supply  
Vss : Ground  
IC•xxx : Internally connected

## FUNCTION OVERVIEW

Item	Description
Number of basic instructions	113
Minimum instruction execution time	125 ns (in operation at an internal clock of 16 MHz or an external clock of 32 MHz)
Internal memory	<ul style="list-style-type: none"> <li>• ROM: 32K bytes (<math>\mu</math>PD78352A) Not provided (<math>\mu</math>PD78350A)</li> <li>• RAM: 640 bytes</li> </ul>
Memory space	64K bytes (can externally be expanded)
General register	8 bits $\times$ 16 $\times$ 8 banks
Instruction set	<ul style="list-style-type: none"> <li>• 16-bit transfer or arithmetic/logical instruction</li> <li>• Multiply/divide instruction (16 bits <math>\times</math> 16 bits, 32 bits <math>\times</math> 16 bits)</li> <li>• Bit manipulation instruction</li> <li>• String instruction</li> <li>• Sum-of-products instruction (16 bits <math>\times</math> 16 bits + 32 bits)</li> </ul>
Capture/timer unit	<ul style="list-style-type: none"> <li>• One 16-bit free running timer</li> <li>• One 16-bit timer/event counter</li> <li>• One 16-bit interval timer</li> <li>• Two 16-bit capture registers</li> <li>• Two 16-bit compare registers</li> </ul>
Interrupt function	<ul style="list-style-type: none"> <li>• Five external and four internal sources</li> <li>• A 4-level priority can be specified by software.</li> <li>• One interrupt processing mode can be selected out of three types: vectored interrupt function, macro service function, and context switching function.</li> </ul>
I/O line	<ul style="list-style-type: none"> <li>• Six input ports</li> <li>• 44 I/O ports (<math>\mu</math>PD78352A) 24 I/O ports (<math>\mu</math>PD78350A)</li> </ul>
PWM unit	Two-channel 8-bit PWM outputs
Package	64-pin plastic QFP (14 $\times$ 14 mm)
Others	<ul style="list-style-type: none"> <li>• Watchdog timer function</li> <li>• Standby function (HALT mode, STOP mode)</li> <li>• Wait control pin</li> </ul>

## BLOCK DIAGRAM



## CONTENTS

<b>1. PIN FUNCTIONS .....</b>	<b>11</b>
<b>1.1 PIN FUNCTIONS OF THE <math>\mu</math>PD78350A.....</b>	<b>11</b>
<b>1.2 PIN FUNCTIONS OF THE <math>\mu</math>PD78352A.....</b>	<b>13</b>
<b>1.3 INPUT/OUTPUT CIRCUITS OF EACH PIN AND CONNECTION OF UNUSED PINS .....</b>	<b>15</b>
<b>2. CPU ARCHITECTURE .....</b>	<b>18</b>
<b>2.1 MEMORY SPACE .....</b>	<b>18</b>
<b>2.2 DATA MEMORY ADDRESSING .....</b>	<b>19</b>
<b>2.3 PROCESSOR REGISTERS .....</b>	<b>20</b>
<b>2.3.1 Control Registers .....</b>	<b>20</b>
<b>2.3.2 General Register .....</b>	<b>21</b>
<b>2.3.3 Special Function Registers (SFR) .....</b>	<b>21</b>
<b>3. BLOCK FUNCTION .....</b>	<b>24</b>
<b>3.1 BUS CONTROL UNIT (BCU) .....</b>	<b>24</b>
<b>3.2 EXECUTION UNIT (EXU) .....</b>	<b>24</b>
<b>3.3 ROM/RAM .....</b>	<b>24</b>
<b>3.4 INTERRUPT CONTROLLER .....</b>	<b>24</b>
<b>3.5 CAPTURE/TIMER UNIT .....</b>	<b>24</b>
<b>3.6 PWM UNIT .....</b>	<b>24</b>
<b>3.7 WATCHDOG TIMER (WDT) .....</b>	<b>24</b>
<b>3.8 PORT .....</b>	<b>25</b>
<b>4. PERIPHERAL HARDWARE FUNCTIONS .....</b>	<b>26</b>
<b>4.1 PORT FUNCTIONS .....</b>	<b>26</b>
<b>4.1.1 Hardware Configuration .....</b>	<b>26</b>
<b>4.1.2 Functions of the Digital I/O Ports .....</b>	<b>27</b>
<b>4.1.3 Port Output Check Function .....</b>	<b>28</b>
<b>4.2 CLOCK GENERATOR .....</b>	<b>28</b>
<b>4.3 CAPTURE/TIMER UNIT .....</b>	<b>30</b>
<b>4.3.1 Configuration of the Capture/Timer Unit .....</b>	<b>30</b>
<b>4.3.2 Function .....</b>	<b>32</b>
<b>4.4 PWM UNIT .....</b>	<b>33</b>
<b>4.5 WATCHDOG TIMER (WDT) .....</b>	<b>34</b>
<b>4.5.1 WDT Configuration .....</b>	<b>34</b>
<b>4.5.2 WDT Operation .....</b>	<b>34</b>

5. INTERRUPT FUNCTION .....	35
5.1 TYPES OF INTERRUPT REQUESTS .....	35
5.2 INTERRUPT HANDLING MODES .....	37
5.3 MACRO SERVICE.....	39
5.4 CONTEXT SWITCHING .....	41
5.4.1 Context Switching Function Based on an Interrupt Request .....	41
5.4.2 Context Switching Function Based on the BRKCS Instruction.....	42
5.4.3 Return from Context Switching .....	42
6. EXTERNAL DEVICE EXPANSION FUNCTION .....	43
7. STANDBY FUNCTION.....	44
8. RESET FUNCTION .....	45
9. INSTRUCTION SET .....	47
10. ELECTRICAL CHARACTERISTICS .....	62
11. PACKAGE DRAWINGS .....	71
12. RECOMMENDED SOLDERING CONDITIONS .....	72
APPENDIX A DIFFERENCES BETWEEN THE $\mu$ PD78352A, $\mu$ PD78350A AND THE $\mu$ PD78322, $\mu$ PD78320 .....	73
APPENDIX B TOOLS .....	74
B.1 DEVELOPMENT TOOLS .....	74
B.2 EVALUATION TOOLS .....	76
B.3 EMBEDDED SOFTWARE .....	76

## 1. PIN FUNCTIONS

### 1.1 PIN FUNCTIONS OF THE $\mu$ PD78350A

#### (1) Port pins

Pin	I/O	Function	Dual-function pin
P00 - P07	I/O	Port 0 8-bit I/O port Can be specified as input or output bit by bit.	-
P10 - P17	I/O	Port 1 8-bit I/O port Can be specified as input or output bit by bit.	-
P20	I	Port 2 6-bit input dedicated port	NMI
P21			INTP0
P22			INTP1
P23			INTP2
P24			INTP3
P25			T1
P30	I/O	Port 3 8-bit I/O port Can be specified as input or output bit by bit.	PWM0
P31			PWM1
P32 - P37			-

## (2) Non-port pins

Pin	I/O	Function	Dual-function pin
NMI	I	Nonmaskable interrupt request input	P20
INTP0		External interrupt request input	P21
INTP1			P22
INTP2			P23
INTP3			P24
TI		External count input to timer 1 (TM1)	P25
PWM0	O	PWM signal output	P30
PWM1			P31
WDTO		Signal output which indicates the occurrence of a watchdog timer interrupt	-
MODE0	I	Control signal input to set an operation mode. Normally, connect the MODE0 pin to the V <sub>DD</sub> pin and the MODE1 pin to the V <sub>SS</sub> pin.	-
MODE1			
AD0 - AD7	I/O	Multiplexed address/data bus when memory is expanded externally	-
A8 - A15	O	Address bus when memory is expanded externally	-
ASTB	O	Address strobe signal output	-
RD		Read strobe signal output to the external device	-
WR		Write strobe signal output to the external memory	-
CLKOUT		System clock output	-
WAIT	I	Control signal input to set a bus cycle to the wait state	-
RESET	I	System reset input	-
X1	I	Connected to a crystal used for system clock oscillation: An external signal (if used) is input to the X1 pin. Leave the X2 pin open.	-
X2	-		
V <sub>DD</sub>	-	Positive power supply	-
V <sub>SS</sub>	-	Ground	-
IC-V <sub>DD</sub>	-	Internally connected pin. Connect this pin directly to the V <sub>DD</sub> pin.	-
IC-RH	-	Internally connected pin. Connect this pin to the V <sub>DD</sub> pin through a resistor.	
IC-Open	-	Internally connected pin. Leave this pin open.	-

## 1.2 PIN FUNCTIONS OF THE $\mu$ PD78352A

### (1) Port pins

Pin	I/O	Function	Dual-function pin
P00 - P07	I/O	Port 0 8-bit I/O port Can be specified as input or output bit by bit.	-
P10 - P17	I/O	Port 1 8-bit I/O port Can be specified as input or output bit by bit.	-
P20	I	Port 2 6-bit input dedicated port	NMI
P21			INTP0
P22			INTP1
P23			INTP2
P24			INTP3
P25			TI
P30	I/O	Port 3 8-bit I/O port Can be specified as input or output bit by bit.	PWM0
P31			PWM1
P32 - P37			-
P40 - P47	I/O	Port 4 8-bit I/O port Can be specified as input or output in units of 8 bits.	AD0 - AD7
P50 - P57	I/O	Port 5 8-bit I/O port Can be specified as input or output bit by bit.	A8 - A15
P90	I/O	Port 9 4-bit I/O port Can be specified as input or output bit by bit.	$\overline{RD}$
P91			$\overline{WR}$
P92			IC-Open
P93			-

## (2) Non-port pins

Pin	I/O	Function	Dual-function pin
NMI	I	Nonmaskable interrupt request input	P20
INTP0		External interrupt request input	P21
INTP1			P22
INTP2			P23
INTP3			P24
TI		External count input to timer 1 (TM1)	P25
PWM0	O	PWM signal output	P30
PWM1			P31
WDTO		Signal output which indicates the occurrence of a watchdog timer interrupt	-
MODE0	I	Control signal input to set an operation mode. Normally, connect the MODE0 and MODE1 pins to the Vss pin.	-
MODE1			-
AD0 - AD7	I/O	Multiplexed address/data bus when an external memory is expanded	P40 - P47
A8 - A15	O	Address bus when an external memory is expanded	P50 - P57
ASTB	O	Address strobe signal output	-
RD		Read strobe signal output to the external device	P90
WR		Write strobe signal output to the external memory	P91
CLKOUT		System clock output	-
WAIT	I	Control signal input to set a bus cycle to the wait state	-
RESET	I	System reset input	-
X1	I	Crystal input pin for system clock oscillation: An external signal (if used) is input to the X1 pin. Leave the X2 pin open.	-
X2	-		-
Vdd	-	Positive power supply	-
Vss	-	Ground	-
IC-Vdd	-	Internal connected pin. Connect this pin directly to the Vdd pin.	-
IC-Open	-	Internal connected pin. Leave this pin open.	P92

### 1.3 INPUT/OUTPUT CIRCUITS OF EACH PIN AND CONNECTION OF UNUSED PINS

Tables 1-1, 1-2, and Fig. 1-1 show the input and output circuits of each pin in a simplified format.


**Table 1-1 Input/Output Circuits of Each Pin and Recommended Connection of Unused Pins ( $\mu$ PD78350A)**

Pin	I/O circuit type	Recommended connection
P00 - P07	5	Input status: To be connected to the V <sub>DD</sub> or V <sub>SS</sub> pin via a resistor Output status: Open
P10 - P17		
P30/PWM0		
P31/PWM1		
P32 - P37		
AD0 - AD7		
A8 - A15		
P20/NMI	2	To be connected to the V <sub>SS</sub> pin
P21/INTP0 - P24/INTP3		
P25/TI		
RD	5	Open
WR		
ASTB		
CLKOUT		
WDTO	19	To be connected to the V <sub>SS</sub> pin
WAIT	1	To be connected to the V <sub>DD</sub> pin
MODE0		-
MODE1		
RESET	2	
IC-V <sub>DD</sub>	-	To be directly connected to the V <sub>DD</sub> pin
IC-RH		To be connected to the V <sub>DD</sub> pin via a resistor
IC-Open		Open

Table 1-2 Input/Output Circuits of Each Pin and Recommended Connection of Unused Pins ( $\mu$ PD78352A)

Pin	I/O circuit type	Recommended connection
P00 - P07	5	Input status: To be connected to the V <sub>DD</sub> or V <sub>SS</sub> pin via a resistor Output status: Open
P10 - P17		
P30/PWM0		
P31/PWM1		
P32 - P37		
P40/AD0 - P47/AD7		
P50/A8 - P57/A15		
P20/NMI	2	To be connected to the V <sub>SS</sub> pin
P21/INTP0 - P24/INTP3		
P25/TI		
P90/RD	5	Input status: To be connected to the V <sub>DD</sub> or V <sub>SS</sub> pin via a resistor Output status: Open
P91/WR		
P92/IC-Open		
P93		
ASTB	4	Open
CLKOUT	3	
WDTO	19	To be connected to the V <sub>SS</sub> pin
WAIT	1	To be connected to the V <sub>DD</sub> pin
MODE0		-
MODE1		
RESET	2	
IC-V <sub>DD</sub>	-	To be directly connected to the V <sub>DD</sub> pin


Fig. 1-1 Input/Output Circuits of Each Pin



## 2. CPU ARCHITECTURE

### 2.1 MEMORY SPACE

The  $\mu$ PD78352A can access memory of up to 64K bytes. Fig. 2-1 shows the memory map.



**Note** Access in the external memory expansion mode.

**Remark** Shaded portions indicate internal memory.


**Caution** When word access (including the stack operation) to the main RAM space (FE00H to FEFFH) is executed, the addresses specified in the operand must be even numbers.

## 2.2 DATA MEMORY ADDRESSING

Various addressing modes are provided for the  $\mu$ PD78352A to improve memory operability or to enable the use of a high-level language. Special addressing is applicable, in particular, to the space of data memory from FC80H to FFFFH according to each function of the special function register (SFR) group and general register group.

Fig. 2-2 shows the addressing space of data memory.

**Fig. 2-2 Addressing Space of Data Memory**



**Note** External memory is assigned for the  $\mu$ PD78350A or in the ROM-less mode of the  $\mu$ PD78352A.

**Caution** When word access (including the stack operation) to the main RAM space (FE00H to FFFFH) is executed, the addresses specified in the operand must be even numbers.

## 2.3 PROCESSOR REGISTERS

The  $\mu$ PD78352A contains three processor register groups.

### 2.3.1 Control Registers

#### (1) Program counter (PC)

The program counter is a 16-bit register which contains the address of the next instruction to be executed.

#### (2) Program status word (PSW)

The program status word is a 16-bit register which contains the status of the CPU according to the instruction execution result.


#### (3) Stack pointer (SP)

The stack pointer is a register which contains the first address of the stack area (LIFO type) in memory.


#### (4) CPU control word (CCW)

The CPU control word is an 8-bit register which is related to CPU control.

**Fig. 2-3 Control Register Configuration**




**Fig. 2-4 PSW Configuration**



- UF : User flag
- RBS0-RBS2: Register bank selection flag
- S : Sign flag (MSB after arithmetic/logical operation)
- Z : Zero flag
- RSS : Register set selection flag
- AC : Auxiliary carry flag
- IE : Interrupt request enable flag
- P/V : Parity/overflow flag
- CY : Carry flag

**Fig. 2-5 CCW Configuration**



TPF: Table position flag

### 2.3.2 General Register

The general register group consists of eight banks (one bank: 8 words x 16 bits). Fig. 2-6 shows general register configuration. The general register group is mapped into addresses from FE80H to FFEFH, and functions as a 16-bit register as well as an 8-bit register (see Fig. 2-7). The use of this register enables easy control of complicated multitask processing.

Fig. 2-6 General Register Configuration





Fig. 2-7 Bit Processing for General Register



### 2.3.3 Special Function Registers (SFR)

The special function register group consists of the registers for control of the peripheral hardware the  $\mu$ PD78352A contains. This register group is mapped into addresses from FF00H to FFFFH. The operation of these registers enables control of ports, a timer, and PWM unit.

Table 2-1 Special Function Registers (1/2)

Address	Special function register (SFR) name	Abbreviation	R/W	Unit for manipulation (bit)			When reset
				1	8	16	
FF00H	Port 0	P0	R/W	O	O	-	Undefined
FF01H	Port 1	P1		O	O	-	
FF02H	Port 2	P2	R	O	O	-	
FF03H	Port 3	P3	R/W	O	O	-	
FF04H	Port 4	P4		O	O	-	
FF05H	Port 5	P5		O	O	-	
FF09H	Port 9	P9		O	O	-	
FF10H	Capture register 00	CT00	R/W	-	-	O	
FF11H				-	-	O	
FF12H	Capture register 01	CT01		-	-	O	
FF13H				-	-	O	
FF14H	Compare register 10	CM10		-	-	O	
FF15H				-	-	O	
FF1EH	Compare register 20	CM20		-	-	O	
FF1FH				-	-	O	
FF20H	Port 0 mode register	PM0	R/W	O	O	-	FFH
FF21H	Port 1 mode register	PM1		O	O	-	
FF23H	Port 3 mode register	PM3		O	O	-	
FF25H	Port 5 mode register	PM5		O	O	-	
FF29H	Port 9 mode register	PM9		O	O	-	xFX
FF30H	Timer register 0	TM0	R	-	-	O	0000H
FF31H				-	-	O	
FF32H	Timer register 1	TM1		-	-	O	
FF33H				-	-	O	
FF34H	Timer register 2	TM2		-	-	O	
FF35H				-	-	O	
FF38H	Timer control register 0	TMC0	R/W	O	O	-	00H
FF39H	Timer control register 1	TMC1		O	O	-	
FF3CH	External interrupt mode register 0	INTM0		O	O	-	
FF3DH	External interrupt mode register 1	INTM1		O	O	-	

Table 2-1 Special Function Registers (2/2)

Address	Special function register (SFR) name	Abbreviation	R/W	Unit for manipulation (bit)			When reset
				1	8	16	
FF43H	Port 3 mode control register	PMC3	R/W	O	O	-	00H
FF62H	Port read control register	PRDC		O	O	-	
FF64H	PWM control register	PWMC		O	O	-	
FF66H	PWM buffer register 0	PWM0		O	O	-	Undefined
FF6EH	PWM buffer register 1	PWM1		O	O	-	
FFA8H	In-service priority register	ISPR		R	O	O	-
FFAAH	Interrupt mode control register	IMC	R/W	O	O	-	80H
FFACH	Interrupt mask flag register	MKL		O	O	-	7FH
FFADH	Interrupt mask flag register	MK <sup>Note 1</sup>		-	-	O	xx7FH
FFC0H	Standby control register	STBC <sup>Note 2</sup>		-	O	-	0000 x000B
FFC1H	CPU control word	CCW		O	O	-	00H
FFC2H	Watchdog timer mode register	WDM <sup>Note 2</sup>		-	O	-	
FFC4H	Memory expansion mode register	MM	R/W	O	O	-	00H
FFC6H	Programmable wait control register	PWC		-	-	O	C0AAH
FFC7H				O	O	-	
FFD0H to FFDFH	External SFR area	-		O	O	-	Undefined
FFE0H	Interrupt control register (INTOV)	OVIC	R/W	O	O	-	43H
FFE1H	Interrupt control register (INTP0)	PIC0		O	O	-	
FFE2H	Interrupt control register (INTP1)	PIC1		O	O	-	
FFE3H	Interrupt control register (INTCM10)	CMIC10		O	O	-	
FFE4H	Interrupt control register (INTCM20)	CMIC20		O	O	-	
FFE5H	Interrupt control register (INTP2)	PIC2		O	O	-	
FFE6H	Interrupt control register (INTP3)	PIC3		O	O	-	

**Notes 1.** Used only when a word is accessed by an instruction with the sfp operand.

**2.** Data can be written in the registers with special instructions.

### 3. BLOCK FUNCTION

#### 3.1 BUS CONTROL UNIT (BCU)

The bus control unit (BCU) activates a required bus cycle according to the physical address obtained from the execution unit (EXU). When the EXU does not issue a bus cycle activation request, the BCU generates an address required for prefetching an instruction. The prefetched instruction code is fetched into the instruction queue.

#### 3.2 EXECUTION UNIT (EXU)

The execution unit (EXU) controls address calculation, arithmetic/logical operations, and data transfer by a microprogram. The EXU contains 256-byte main RAM.

The 256-byte main RAM in the EXU can be accessed at higher speed with an instruction than 384-byte peripheral RAM.

#### 3.3 ROM/RAM

This area consists of a 32K-byte ROM area and a 384-byte peripheral RAM area. No internal ROM is provided in the  $\mu$ PD78350A.

The MODE0 and MODE1 pins inhibit access to ROM and enable access to 64K-byte external memory.

#### 3.4 INTERRUPT CONTROLLER

The interrupt controller processes various interrupt requests (NMI and INTP0 to INTP3) issued from peripheral hardware and external device with the vectored interrupt, macro service, or context switching.

The interrupt controller also specifies the 4-level interrupt priority.

#### 3.5 CAPTURE/TIMER UNIT

The capture/timer unit consists of the following hardware.

- Three 16-bit timers/counters
- Two 16-bit capture registers
- Two 16-bit compare registers

The capture/timer unit can output a programmable pulse and measure a pulse width and frequency.

#### 3.6 PWM UNIT

The  $\mu$ PD78350 has two channels of 8-bit PWM signal outputs. By connecting an external low-pass filter, a PWM output can be used as an analog voltage output.

#### 3.7 WATCHDOG TIMER (WDT)

The 8-bit watchdog timer is built into the CPU to detect a program crash and system error. This microcomputer has the WDTO pin to notify the external device that a watchdog timer interrupt occurs.

### 3.8 PORT

The following ports are provided:

- Five 8-bit I/O ports : P0, P1, P3, P4, P5
- One 4-bit I/O port : P9
- One 8-bit input port : P2

Each port functions as a digital port and also functions as I/O pins for internal hardware.

## 4. PERIPHERAL HARDWARE FUNCTIONS

### 4.1 PORT FUNCTIONS


#### 4.1.1 Hardware Configuration

As shown in Fig. 4-1, three-state bidirectional ports are basically used for the ports of the  $\mu$ PD78352A.

A RESET input signal sets each bit of a port mode register to 1, specifying the port as an input port. All port pins go into the high-impedance state. A RESET input signal makes the contents of the output latch undefined.

Fig. 4-2 shows the port configuration.

Fig. 4-1 Basic I/O Port Configuration




**Notes 1.** PMX<sub>n</sub> latch: Bit n of port mode register PMX (X = 0, 1, 3, 4, 5, 9)

2. When X = 0, 1, 3, 4, 5, n = 0 to 7.

When X = 9, n = 0 to 3.

**Remark** Port 2 is used only for 6-bit input.

Fig. 4-2 Port Configuration



#### 4.1.2 Functions of the Digital I/O Ports

Table 4-1 lists the ports of the  $\mu$ PD78352A.

Each port allows bit manipulations as well as 8-bit data manipulations, thus enabling a wide variety of control. Each port functions as a digital port and also functions as I/O pins for internal hardware.

Table 4-1 Port Functions and Additional Functions of the Ports

Port name	Port function	Additional function
Port 0	8-bit I/O port. Specifiable as input or output bit by bit.	—
Port 1	8-bit I/O port. Specifiable as input or output bit by bit.	—
Port 2	Port used only for 6-bit input	Capture trigger input and count pulse input for capture/timer unit, and external interrupt input in control mode
Port 3	8-bit I/O port. Specifiable as input or output bit by bit.	PWM signal output in control mode
Port 4	8-bit I/O port. Specifiable as input or output in units of 8 bits.	Address/data bus for memory expansion (AD0 - AD7)
Port 5	8-bit I/O port. Specifiable for input or output bit by bit.	Address bus for memory expansion (A8 - A15)
Port 9	4-bit I/O port. Specifiable as input or output bit by bit.	Control signal output for memory expansion. The P90, P91, and P92 pins function as the RD output, WR output, and IC-Open pins respectively.

#### 4.1.3 Port Output Check Function


The  $\mu$ PD78352A has a function of reading pin state (pin access mode) to improve system application reliability in port output mode. With this function, output data (output latch data) and actual pin state can be checked as required. For frequent port state checking, special instructions (CHKL and CHKLA) are available.

#### 4.2 CLOCK GENERATOR

The clock generator generates and controls an internal system clock (CLK) supplied to the CPU.

The clock generator is configured as shown in Fig. 4-3.

Fig. 4-3 Block Diagram of the Clock Generator



- Remarks**
1. fxx : Crystal oscillator frequency
  2. fx : External clock frequency
  3. fCLK: Internal system clock frequency

The system clock generator generates a clock signal with a crystal resonator connected to the X1 and X2 pins. The system clock generator stops oscillation when the standby mode (STOP) is set.


An external clock can be applied. In this case, a clock signal is to be applied to the X1 pin. The X2 pin must be left open.

**Caution When using an external clock, do not set the STOP mode.**


The frequency divider divides system clock generator output ( $f_{xx}$  for the crystal oscillator or  $f_x$  for an external clock) by two to produce an internal system clock ( $f_{CLK}$ ).

**Fig. 4-4 External Circuitry of the System Clock Generator**

**(a) Crystal oscillator**



**(b) External clock**



**Cautions** 1. When using the system clock generator, run wires in the portion surrounded by dotted lines in Fig. 4-4 according to the following rules to avoid effects such as stray capacitance:

- Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as Vss. Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillator.

2. Keep loads such as stray capacitance around wiring away from the X2 pin, when an external clock signal is input to the X1 pin and the X2 pin is open.

#### 4.3 CAPTURE/TIMER UNIT

The capture/timer unit can output programmable pulses and can also measure pulse intervals and frequencies.

The capture/timer unit mainly consists of three timers and four registers.

##### 4.3.1 Configuration of the Capture/Timer Unit

The capture/timer unit consists of the hardware components listed in Table 4-2. Fig. 4-5 shows the configuration of the capture/timer unit.


**Table 4-2 Components of the Capture/Timer Unit**

Timer	Count clock	Register	Compare register match interrupt	Capture trigger
16-bit timer (TM0)	f <sub>CLK</sub> /8	16-bit capture register (CT00) 16-bit capture register (CT01)	— —	INTP0 INTP1
16-bit timer (TM1)	f <sub>CLK</sub> /8 T1 pin input	16-bit compare register (CM10)	INTCM10	—
16-bit timer (TM2)	f <sub>CLK</sub> /4 f <sub>CLK</sub> /8	16-bit compare register (CM20)	INTCM20	—

**Remarks** 1. f<sub>CLK</sub>: Internal system clock

2. INTP0, INTP1: External interrupt
3. Timer 0 has an overflow interrupt function.
4. Timer 1 is cleared by INTCM10.
5. Timer 2 is cleared by INTCM20.

Fig. 4-5 Configuration of the Capture/Timer Unit



**Note** An external clock can be used instead of the circuit surrounded by dotted lines. Apply a clock signal to the X1 pin and leave the X2 pin open.

#### 4.3.2 Function

##### (1) Timer 0 (TM0)

Timer 0 is a 16-bit free-running timer.

Timer 0 counts an internal clock, and generates an overflow interrupt (INTOV) when a timer overflow occurs.

##### (2) Timer 1 (TM1)

Timer 1 is a 16-bit timer/event counter. Timer 1 can count an internal clock or external event applied to the TI pin.

Timer 1 can be cleared by a match interrupt (INTCM10) from the compare register CM10.

##### (3) Timer 2 (TM2)

Timer 2 is a 16-bit interval timer. Timer 2 counts an internal clock. Timer 2 is cleared by a match interrupt (INTCM20) from the compare register CM20.

##### (4) 16-bit compare registers (CM10 and CM20)

A 16-bit compare register compares the contents of each timer with the data held in the compare register at all times, and generates a match signal when a match is found.

See Table 4-2 for detailed information about the configuration of the timers and compare registers, and the correspondence between the compare registers and interrupt sources.

##### (5) 16-bit capture registers (CT00 and CT01)

A 16-bit capture register takes in (captures) the contents of timer 0 when a capture trigger signal occurs.

As a capture trigger, an external interrupt (INTP0 or INTP1) can be used.

See Table 4-2 for the correspondence between the registers and capture triggers.

The occurrence of a capture trigger also means the occurrence of an interrupt. By using a capture register, the pulse width and period of an externally applied pulses can be easily measured.

#### 4.4 PWM UNIT

The  $\mu$ PD78352A has two PWM signal outputs of 8-bit resolution. By externally connecting a low-pass filter, a PWM output can be used as a digital-to-analog conversion output. The PWM outputs are most suitable, for example, for a control signal for the actuator of a motor.


Table 4-3 lists PWM signal output repetition frequencies. Fig. 4-6 shows the configuration of the PWM output function.

Table 4-3 PWM Signal Repetition Frequencies

Resolution per bit	Repetition frequency
$2/f_{CLK}$ (0.125 $\mu$ s)	$f_{CLK}/2^9$ (31.25 kHz)

Remark The values in parentheses are for  $f_{CLK} = 16$  MHz.

Fig. 4-6 Configuration of the PWM Output Function



#### 4.5 WATCHDOG TIMER (WDT)


The watchdog timer is a free-running counter with a nonmaskable interrupt function designed to prevent crashes or deadlocks. A program error can be detected when a watchdog timer overflow interrupt (INTWDT) is generated or when the watchdog timer output pin (WDTO) goes low. By connecting this output to the RESET pin, abnormal application system operation caused by a program error can be prevented.

The watchdog timer detects any program error by hardware. So it ensures the detection of crashes and deadlocks for restarting the program. The watchdog timer can also be used to guarantee a time required for the oscillator to perform stable operation when the stop mode is released.

##### 4.5.1 WDT Configuration

Fig. 4-7 shows the configuration of the watchdog timer.

**Fig. 4-7 Configuration of the Watchdog Timer**



##### 4.5.2 WDT Operation

The watchdog timer generates an interrupt at specified time intervals to detect a program error. So a program should be divided into modules so that the processing of each module can be completed within the WDT interval. Each module should contain an instruction to clear and restart the watchdog timer. For this control, the watchdog timer mode register (WDM) is used.

Once the watchdog timer is started after RESET signal input, it cannot be stopped with an instruction. This is intended to prevent a program error from stopping the watchdog timer. Only a RESET input signal can stop the watchdog timer. As another means to prevent an error, a special instruction is used to write data into the watchdog timer.

When a WDT overflow occurs, the watchdog timer output pin (WDTO) allows the low level to be output for the period of 32 fclk. This pin is externally connected with the RESET pin, and is used to reset the system automatically when a program error occurs.

**Cautions 1.** WDTO is designed to output the low level for the period of 32 fclk even after RESET input considering its direct connection to the RESET pin.

**2.** WDTO may go low for a maximum of 32 fclk immediately after power-on.

**Remark** fclk: Internal system clock (oscillator frequency/2)

## 5. INTERRUPT FUNCTION

The  $\mu$ PD78352A has a powerful interrupt function that can handle interrupt requests from the peripheral hardware or other external devices. Three interrupt handling modes are available:

- Vectored interrupt handling
- Macro service
- Context switching

With this interrupt function, complex multitask processing can be efficiently performed at high speed.

**Table 5-1 Types of Interrupt Requests and Handling Modes**

Handling mode Interrupt request \	Vectored interrupt handling	Macro service	Context switching
Nonmaskable interrupt	○	-	-
Maskable interrupt	○	○	○
Software interrupt	○	-	○
Exception trap	○	-	-

### 5.1 TYPES OF INTERRUPT REQUESTS

With the  $\mu$ PD78352A, four types of interrupt requests are used:

- Nonmaskable interrupt
- Maskable interrupt
- Software interrupt
- Exception trap

Each type of interrupt request is explained below.

#### (1) Nonmaskable interrupt

The nonmaskable interrupt is a type of interrupt whose acceptance cannot be disabled with an instruction. A nonmaskable interrupt can be accepted at all times. Nonmaskable interrupt requests are classified into the following two types:

- NMI pin input (NMI)
- Watchdog timer output (WDT)


For a nonmaskable interrupt, vectored interrupt handling can be performed.

## (2) Maskable interrupt

The maskable interrupt is a type of interrupt whose acceptance can be masked with a control register. Seven interrupt sources are available. For a maskable interrupt, one of the following three handling modes can be selected:

- Vectored interrupt handling
- Macro service
- Context switching

Fig. 5-1 Maskable Interrupt Handling



If multiple maskable interrupts occur at the same time, their priorities are determined according to the default priorities. Besides the default priorities, four priority levels can be set by software.

**(3) Software interrupt**

The software interrupt request is an interrupt request made by executing a CPU break instruction, and can be accepted at all times. For a software interrupt, vectored interrupt handling is performed. The following two instructions can generate a software interrupt:

- BRK : Causes a branch to the address indicated by the contents of memory addresses 003EH and 003FH.
- BRKCS: Causes a branch by context switching processing for switching to the register bank specified in the instruction.

**(4) Exception trap**

For an exception trap, vectored interrupt handling can be performed. An exception trap occurs in the following case:

- Invalid op code (TRAP): Occurs when an instruction for writing to the standby control register and watchdog timer mode register is not executed normally.

## 5.2 INTERRUPT HANDLING MODES

With the  $\mu$ PD78352A, three interrupt handling modes are available:

- Vectored interrupt handling
- Macro service
- Context switching

**(1) Vectored interrupt handling**

When an interrupt is accepted, the contents of PC and PSW are saved automatically. Then a branch is made to the address indicated by the data contained in the vector address table to execute the interrupt service routine.

**(2) Macro service**

When an interrupt is accepted, CPU execution is terminated temporarily to execute the service set by firmware. The macro service is performed without CPU involvement, so that the CPU statuses such as PC and PSW need not be saved or restored. Thus the macro service much increases CPU service time.

**(3) Context switching**

When an interrupt is accepted, a specified register bank is selected by hardware. Then a branch is made to the already selected vector address in the register bank, and the current contents of PC and PSW are saved in the register bank at the same time.

**Remark** The context means CPU registers that can be accessed from a program being executed. The registers include general registers, PC, PSW, and SP.

Table 5-2 lists the interrupt sources.

Table 5-2 Interrupt Source List

Type	Note	Interrupt source		Unit requesting interrupt	Vector table address	Macro service	Context switch
		Name	Trigger				
Non-maskable	-	NMI	NMI pin input	External	0002H	No	No
	-	WDT	Watchdog timer	WDT	0004H		
Maskable	0	INTOV	Timer 0 overflow	Capture/timer unit	0006H	Yes	Yes
	1	INTP0	INTP0 pin input	External	0008H		
	2	INTP1	INTP1 pin input	External	000AH		
	3	INTCM10	CM10 match signal	Capture/timer unit	000CH		
	4	INTCM20	CM20 match signal	Capture/timer unit	000EH		
	5	INTP2	INTP2 pin input	External	0010H		
	6	INTP3	INTP3 pin input	External	0012H		
Software	-	BRK	BRK instruction	-	003EH	No	No
	-	BRKCS	BRKCS instruction	-	-		Yes
Exception	-	TRAP	Invalid op code trap	-	003CH		No
Reset	-	RESET	RESET input	-	0000H		

**Note Default priority:** Priority used when multiple maskable interrupts occur at the same time, with 0 for the highest priority and 6 for the lowest priority


### 5.3 MACRO SERVICE

The  $\mu$ D78352A has five types of macro services. Each macro service is explained below.

#### (1) Counter mode: EVTCNT

- Operation

- (a) This mode increments or decrements the 8-bit macro service counter (MSC).
- (b) When the MSC reaches 0, a vectored interrupt request occurs.




- Sample application

This mode can be used as the event counter or capture counter.

#### (2) Block transfer mode: BLKTRS

- Operation

- (a) This mode transfers a data block between the buffer and the SFR pointed to by the SFR pointer (SFRP).
- (b) Either an SFR or buffer area can be specified as a transfer source or transfer destination. In addition, either the byte or word can be selected as the length of transfer data.
- (c) The MSC is used to specify the number of data transfers (block size).
- (d) Each time the macro service is executed, the MSC is automatically decremented by one.
- (e) When the MSC reaches 0, vectored interrupt handling is activated.



- Sample application


This mode can be used to read port data in response to an external interrupt request.

## (3) Block transfer mode (with memory pointer): BLKTRS-P

- Operation

This mode is the block transfer mode with a memory pointer (MEMP) added. The additional buffer area for MEMP can be freely set in memory space.

**Remark** Each time the macro service is executed, the MEMP is automatically incremented (by one for a byte-data transfer or by two for a word-data transfer).



- Sample application


Same as (2) above

## (4) Data difference mode: DTADIF

- Operation

- This mode calculates the difference between the contents (current value) of the SFR pointed to by the SFRP and the contents of the SFR already held in the last data buffer (LDB).
- The result of calculation is stored in a buffer area specified beforehand.
- The current value of the SFR is loaded into the LDB.
- The MSC is used to specify the number of data transfers (block size). Each time the macro service is executed, the MSC is automatically decremented by one.
- When the MSC reaches 0, vectored interrupt handling is activated.

**Remark** The difference can be calculated only for a 16-bit SFR.



- Sample application

This mode can be used to measure periods or pulse widths of the capture/timer unit.


## (5) Data difference mode (with memory pointer): DTADIF-P

## • Operation

This mode is the data difference mode with a memory pointer (MEMP) added. With this MEMP addition, a buffer area for storing difference data can be freely set in memory space.

**Remark** A buffer is specified by the result of operation on the MEMP and MSC<sup>Note</sup>. The MEMP is not updated after data transfer.

**Note**  $\text{MEMP} - (\text{MSC} \times 2) + 2$



## • Sample application

Same as (4) above

## 5.4 CONTEXT SWITCHING

The context switching is a function that selects a specified register bank by hardware when an interrupt occurs or a BRKCS instruction is executed, then causes a branch to the vector address set beforehand in the register bank and saves the current contents of PC and PSW in the register bank at the same time.


### 5.4.1 Context Switching Function Based on an Interrupt Request

The context switching function can be activated when the context switching enable register corresponding to each maskable interrupt request is set to 1 in the EI (interrupt enable) state.

Context switching operation based on an interrupt request is performed as described below.

- (1) When an interrupt request occurs, a register bank subject to context switching is specified from the contents of the lower three bits of the row address (even address) of the corresponding vector table.
- (2) The vector address set beforehand in the register bank subject to context switching is transferred to PC, and the contents of PC and PSW present immediately before switching operation are saved in the register bank.
- (3) A branch is made to the address pointed to by the newly set contents of PC.

Fig. 5-2 Context Switching Operation



#### 5.4.2 Context Switching Function Based on the BRKCS Instruction

The context switching function can be activated with the BRKCS instruction.

Context switching operation based on an interrupt request is performed as described below.

- (1) An 8-bit register is specified in an operand of the BRKCS instruction. The contents of the register determine a register bank subject to context switching. (Only the low-order three bits of the eight bits are used.)
- (2) The vector address set beforehand in the register bank subject to context switching is transferred to PC, and the contents of PC and PSW present immediately before switching operation are saved in the register bank at the same time.
- (3) A branch is made to the address pointed to by the newly set contents of PC.

#### 5.4.3 Return from Context Switching

To return from context switching, one of the following two instructions is used. The source of context switching activation determines which instruction to use.

Table 5-3 Return from Context Switching

Return instruction	Context switching activation source
RETCS	Interrupt occurrence
RETCSB	BRKCS instruction

## 6. EXTERNAL DEVICE EXPANSION FUNCTION

Besides its internal ROM and RAM areas, the  $\mu$ PD78352A can have external devices (data memory, program memory, and peripheral devices) expanded. When an external device is connected, port 4, 5, or 9 is used for address/data,  $\overline{RD}$ , and  $\overline{WR}$  control.

**Table 6-1 Pin Functions Assigned When External Devices Are Connected**

Pin	Pin function when external device is connected	
	Function	Name
P40 - P47	Multiplexed address/data bus	AD0 - AD7
P50 - P57	Address bus	A8 - A15
P90	Read strobe	$\overline{RD}$
P91	Write strobe	$\overline{WR}$
CLKOUT	System clock output	CLKOUT
ASTB	Address strobe	ASTB


## 7. STANDBY FUNCTION

The  $\mu$ PD78352A has a standby function to reduce power consumption of the system. With the standby function, two modes are available:

- HALT mode: In this mode, the CPU operation clock is stopped. Intermittent operation, when combined with the normal operation mode, can reduce overall system power consumption.
- STOP mode: In this mode, the oscillator is stopped to stop the entire system. Since only leakage currents may flow in this mode, system power consumption can be minimized.

Each mode is set by software. Fig. 7-1 is the transition diagram of the standby modes (STOP and HALT modes).

Fig. 7-1 Transition Diagram of the Standby Modes



## 8. RESET FUNCTION


When the signal applied to the RESET input pin is low, the system is reset, and each hardware component is placed in the status indicated in Table 8-1. When the signal applied to the RESET input port goes high, the reset status is released, and program execution starts. The contents of registers must be initialized in the program as required.

In particular, the number of cycles specified in the programmable wait control register must be changed as required.

The RESET input pin contains a noise eliminator based on analog delays to prevent abnormal operation due to noise.

- Cautions**
1. When RESET is active (low level), all pins except WDTO, CLKOUT, V<sub>DD</sub>, V<sub>SS</sub>, X<sub>1</sub>, and X<sub>2</sub> go into the high-impedance state.
  2. When RAM is expanded externally, connect pull-up resistors to the P90/RD pin and P91/WR pin. If these pins go into the high-impedance state, the contents of the external RAM may be lost. Signals may collide with each other at the address/data bus, resulting in damage to the input/output circuits.

Fig. 8-1 Acceptance of the RESET Signal



A time to settle oscillation is required from when the microcomputer is turned on to when it receives a power-on reset signal as shown in Fig. 8-2.

Fig. 8-2 Reset Operation at Power-On




Table 8-1 Hardware Statuses after Reset

Hardware		Status after reset
Control registers	Program counter (PC)	The contents of a reset vector table (0000H, 0001H) are set.
	Stack pointer (SP)	Undefined <sup>Note</sup>
	Program status word (PSW)	0000H
	CPU control word (CCW)	00H
Internal RAM	Data memory	Undefined <sup>Note</sup>
	General registers (R0-R15)	
Ports	Output latches (P0, P1, P3-P5, P9)	Undefined
	Mode registers PM0, PM1, PM3, PM5	FFH
	PM9	xFH
	Mode control register (PMC3)	00H
Capture/timer unit	Port read control register (PRDC)	00H
	Timers (TM0, TM1, TM2)	0000H
	Timer control registers (TMC0, TMC1)	00H
	Capture registers (CT00, CT01)	Undefined
PWM output function	Compare registers (CM10, CM20)	Undefined
	PWM control register (PWMC)	00H
External expansion function	PWM buffer registers (PWM0, PWM1)	Undefined
	Memory expansion mode register (MM)	00H
Watchdog timer	Programmable wait control register (PWC)	C0AAH
	Watchdog timer mode register (WDM)	00H
Interrupt function	External interrupt mode registers (INTM0, INTM1)	00H
	Interrupt mode control register (IMC)	80H
	Interrupt mask flag registers MKL	7FH
	MK	xx7FH
	Interrupt control registers (OVIC, PIC0, PIC1, CMIC10, CMIC20, PIC2, PIC3)	43H
	In-service priority register (ISPR)	00H
CPU control	Standby control register (STBC)	0000 x000B

**Note** When the stop mode is released by a RESET input, the values which had been held immediately before the stop mode was set are restored.

## 9. INSTRUCTION SET

### (1) Operand identifier and description

Operands are coded in the operand field of each instruction as listed in the description column of Table 9-1. For details of the operand format, refer to the relevant assembler specifications. When several coding forms are presented, any one of them is selected. Uppercase letters and the symbols +, -, #, \$, !, and [ ] are keywords and must be written as they are.

For immediate data, an appropriate numeric or label must be written. The symbols #, \$, !, and [ ] must not be omitted when describing labels.

**Table 9-1 Operand Identifier and Description**

Notation	Coding
r r1 r2	R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 R0, R1, R2, R3, R4, R5, R6, R7 C, B
rp rp1 rp2	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP
sfr sfrp	Special function register abbreviation (See Table 2-1.) Special function register abbreviation (16-bit manipulation register. See Table 2-1.)
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (Can be coded more than once. However, RP5 can only be used in a PUSH or POP instruction and PSW can only be used in a PUSHU or POPU instruction.)
mem	[DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP] : Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL] : Based indexed mode [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]: Based mode word[A], word[B], word[DE], word[HL] : Indexed mode
saddr saddrp	FE20H-FF1FH Immediate data or label FE20H-FF1EH Immediate data (bit 0 must be 0) or label (for 16-bit manipulation)
\$addr16 !addr16	0000H-FDFFH Immediate data or label: Relative addressing 0000H-FDFFH Immediate data or label: Immediate addressing (Data up to FFFFH can be coded in an MOV instruction. Only data FE00H to FFFFH can be coded in an MOVTBLW instruction.)
addr11 addr5	800H-FFFH Immediate data or label 40H-7EH Immediate data (bit 0 must be 0) <sup>Note</sup> or label
word byte bit n	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label 3-bit immediate data (0 to 7)

**Note** Do not attempt to access word data at an odd-numbered address (bit 0 = 1).

- Remarks**
1. The same register name can be specified in rp and rp1, but different codes are generated.
  2. Functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP) can be specified in r, r1, rp, rp1, and post, as well as absolute names (R0 to R15 and RP0 to RP7).
  3. Immediate addressing is effective for entire address spaces. Relative addressing is effective for the locations within a displacement range of -128 to +127 from the starting address of the next instruction.

## (2) Legend

A	: A register; 8-bit accumulator
X	: X register
B	: B register
C	: C register
D	: D register
E	: E register
H	: H register
L	: L register
R0-R15	: Register 0 to register 15 (absolute name)
AX	: Register pair (AX); 16 bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
RP0-RP7	: Register pair 0 to register pair 7 (absolute name)
PC	: Program counter
SP	: Stack pointer
UP	: User stack pointer
PSW	: Program status word
CY	: Carry flag
AC	: Auxiliary carry flag
Z	: Zero flag
P/V	: Parity/overflow flag
S	: Sign flag
TPF	: Table position flag
RBS	: Register bank selecting flag
RSS	: Register set selecting flag
IE	: Interrupt enable flag
STBC	: Standby control register
WDM	: Watchdog timer mode register
jdisp8	: Signed 8-bit data (displacement value: -128 to +127)
( )	: Contents of memory at an address enclosed in parentheses or at the address specified by a register enclosed in parentheses. (+) and (-) indicate that an address or the contents of a register enclosed in parentheses are incremented and decremented by one after execution of the instruction, respectively.
(( ))	: Contents of memory at the address specified by the contents of memory at an address enclosed in parentheses (( )).
xxH	: Hexadecimal number
xH, xl	: High-order 8 bits and low-order 8 bits of 16-bit register

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
8-bit data transfer	MOV	r1,#byte	2	r1←byte					
		saddr,#byte	3	(saddr)←byte					
		sfr <sup>Note</sup> ,#byte	3	sfr←byte					
		r,r1	2	r←r1					
		A,r1	1	A←r1					
		A,saddr	2	A←(saddr)					
		saddr,A	2	(saddr)←A					
		saddr,saddr	3	(saddr)←(saddr)					
		A,sfr	2	A←sfr					
		sfr,A	2	sfr←A					
		A,mem	1-4	A←(mem)					
		mem,A	1-4	(mem)←A					
		A,[saddrp]	2	A←((saddrp))					
		[saddrp],A	2	((saddrp))←A					
		A,!addr16	4	A←(addr16)					
		!addr16,A	4	(addr16)←A					
		PSWL,#byte	3	PSWL←byte			x	x	x
		PSWH,#byte	3	PSWH←byte					
		PSWL,A	2	PSWL←A			x	x	x
		PSWH,A	2	PSWH←A					
		A,PSWL	2	A←PSWL					
		A,PSWH	2	A←PSWH					
XCH	XCH	A,r1	1	A↔r1					
		r,r1	2	r↔r1					
		A,mem	2-4	A↔(mem)					
		A,saddr	2	A↔(saddr)					
		A,sfr	3	A↔sfr					
		A,[saddrp]	2	A↔((saddrp))					
		saddr,saddr	3	(saddr)↔(saddr)					

**Note** If STBC or WDM is coded in sfr, a different instruction having the different byte count is generated.

**Remark** The table below shows the symbols used in the flag column and their meanings.

Symbol	Explanation
(Blank)	No change
0	Cleared to zero.
1	Set to 1.
x	Set or reset according to the result.
P	P/V flag operates as a parity flag.
V	P/V flag operates as an overflow flag.
R	Saved values are restored.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
16-bit data transfer	MOVW	rp1,#word	3	rp1 $\leftarrow$ word					
		saddrp,#word	4	(saddrp) $\leftarrow$ word					
		sfrp,#word	4	sfrp $\leftarrow$ word					
		rp, rp1	2	rp $\leftarrow$ rp1					
		AX,saddrp	2	AX $\leftarrow$ (saddrp)					
		saddrp,AX	2	(saddrp) $\leftarrow$ AX					
		saddrp,saddrp	3	(saddrp) $\leftarrow$ (saddrp)					
		AX,sfrp	2	AX $\leftarrow$ sfrp					
		sfrp,AX	2	sfrp $\leftarrow$ AX					
		rp1,!addr16	4	rp1 $\leftarrow$ (addr16)					
		!addr16, rp1	4	(addr16) $\leftarrow$ rp1					
		AX,mem	2-4	AX $\leftarrow$ (mem)					
		mem,AX	2-4	(mem) $\leftarrow$ AX					
	XCHW	AX,saddrp	2	AX $\leftrightarrow$ (saddrp)					
		AX, sfrp	3	AX $\leftrightarrow$ sfrp					
		saddrp,saddrp	3	(saddrp) $\leftrightarrow$ (saddrp)					
		rp, rp1	2	rp $\leftrightarrow$ rp1					
		AX,mem	2-4	AX $\leftrightarrow$ (mem)					
8-bit arith- metic/ logical	ADD	A,#byte	2	A, CY $\leftarrow$ A+byte	x	x	x	V	x
		saddr,#byte	3	(saddr), CY $\leftarrow$ (saddr)+byte	x	x	x	V	x
		sfr,#byte	4	sfr, CY $\leftarrow$ sfr+byte	x	x	x	V	x
		r,r1	2	r, CY $\leftarrow$ r+r1	x	x	x	V	x
		A,saddr	2	A, CY $\leftarrow$ A+(saddr)	x	x	x	V	x
		A,sfr	3	A, CY $\leftarrow$ A+sfr	x	x	x	V	x
		saddr,saddr	3	(saddr), CY $\leftarrow$ (saddr)+(saddr)	x	x	x	V	x
		A,mem	2-4	A, CY $\leftarrow$ A+(mem)	x	x	x	V	x
		mem,A	2-4	(mem), CY $\leftarrow$ (mem)+A	x	x	x	V	x
	ADDC	A,#byte	2	A, CY $\leftarrow$ A+byte+CY	x	x	x	V	x
		saddr,#byte	3	(saddr), CY $\leftarrow$ (saddr)+byte+CY	x	x	x	V	x
		sfr,#byte	4	sfr, CY $\leftarrow$ sfr+byte+CY	x	x	x	V	x
		r,r1	2	r, CY $\leftarrow$ r+r1+CY	x	x	x	V	x
		A,saddr	2	A, CY $\leftarrow$ A+(saddr)+CY	x	x	x	V	x
		A,sfr	3	A, CY $\leftarrow$ A+sfr+CY	x	x	x	V	x
		saddr,saddr	3	(saddr), CY $\leftarrow$ (saddr)+(saddr)+CY	x	x	x	V	x
		A,mem	2-4	A, CY $\leftarrow$ A+(mem)+CY	x	x	x	V	x
		mem,A	2-4	(mem), CY $\leftarrow$ (mem)+A+CY	x	x	x	V	x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
8-bit arithmetic/logical	SUB	A,#byte	2	A, CY $\leftarrow$ A-byte	x	x	x	V	x
		saddr,#byte	3	(saddr), CY $\leftarrow$ (saddr)-byte	x	x	x	V	x
		sfr,#byte	4	sfr, CY $\leftarrow$ sfr-byte	x	x	x	V	x
		r,r1	2	r, CY $\leftarrow$ r-r1	x	x	x	V	x
		A,saddr	2	A, CY $\leftarrow$ A-(saddr)	x	x	x	V	x
		A,sfr	3	A, CY $\leftarrow$ A-sfr	x	x	x	V	x
		saddr,saddr	3	(saddr), CY $\leftarrow$ (saddr)-(saddr)	x	x	x	V	x
		A,mem	2-4	A, CY $\leftarrow$ A-(mem)	x	x	x	V	x
		mem,A	2-4	(mem), CY $\leftarrow$ (mem)-A	x	x	x	V	x
	SUBC	A,#byte	2	A, CY $\leftarrow$ A-byte-CY	x	x	x	V	x
		saddr,#byte	3	(saddr), CY $\leftarrow$ (saddr)-byte-CY	x	x	x	V	x
		sfr,#byte	4	sfr, CY $\leftarrow$ sfr-byte-CY	x	x	x	V	x
		r,r1	2	r, CY $\leftarrow$ r-r1-CY	x	x	x	V	x
		A,saddr	2	A, CY $\leftarrow$ A-(saddr)-CY	x	x	x	V	x
		A,sfr	3	A, CY $\leftarrow$ A-sfr-CY	x	x	x	V	x
		saddr,saddr	3	(saddr), CY $\leftarrow$ (saddr)-(saddr)-CY	x	x	x	V	x
		A,mem	2-4	A, CY $\leftarrow$ A-(mem)-CY	x	x	x	V	x
		mem,A	2-4	(mem), CY $\leftarrow$ (mem)-A-CY	x	x	x	V	x
	AND	A,#byte	2	A $\leftarrow$ A $\wedge$ byte	x	x		P	
		saddr,#byte	3	(saddr) $\leftarrow$ (saddr) $\wedge$ byte	x	x		P	
		sfr,#byte	4	sfr $\leftarrow$ sfr $\wedge$ byte	x	x		P	
		r,r1	2	r $\leftarrow$ r $\wedge$ r1	x	x		P	
		A,saddr	2	A $\leftarrow$ A $\wedge$ (saddr)	x	x		P	
		A,sfr	3	A $\leftarrow$ A $\wedge$ sfr	x	x		P	
		saddr,saddr	3	(saddr) $\leftarrow$ (saddr) $\wedge$ (saddr)	x	x		P	
		A,mem	2-4	A $\leftarrow$ A $\wedge$ (mem)	x	x		P	
		mem,A	2-4	(mem) $\leftarrow$ (mem) $\wedge$ A	x	x		P	

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
8-bit arithmetic/logical	OR	A,#byte	2	A $\leftarrow$ A $\vee$ byte	x	x		P	
		saddr,#byte	3	(saddr) $\leftarrow$ (saddr) $\vee$ byte	x	x		P	
		sfr,#byte	4	sfr $\leftarrow$ sfr $\vee$ byte	x	x		P	
		r,r1	2	r $\leftarrow$ r $\vee$ r1	x	x		P	
		A,saddr	2	A $\leftarrow$ A $\vee$ (saddr)	x	x		P	
		A,sfr	3	A $\leftarrow$ A $\vee$ sfr	x	x		P	
		saddr,saddr	3	(saddr) $\leftarrow$ (saddr) $\vee$ (saddr)	x	x		P	
		A,mem	2-4	A $\leftarrow$ A $\vee$ (mem)	x	x		P	
		mem,A	2-4	(mem) $\leftarrow$ (mem) $\vee$ A	x	x		P	
	XOR	A,#byte	2	A $\leftarrow$ A $\wedge$ byte	x	x		P	
		saddr,#byte	3	(saddr) $\leftarrow$ (saddr) $\wedge$ byte	x	x		P	
		sfr,#byte	4	sfr $\leftarrow$ sfr $\wedge$ byte	x	x		P	
		r,r1	2	r $\leftarrow$ r $\wedge$ r1	x	x		P	
		A,saddr	2	A $\leftarrow$ A $\wedge$ (saddr)	x	x		P	
		A,sfr	3	A $\leftarrow$ A $\wedge$ sfr	x	x		P	
		saddr,saddr	3	(saddr) $\leftarrow$ (saddr) $\wedge$ (saddr)	x	x		P	
		A,mem	2-4	A $\leftarrow$ A $\wedge$ (mem)	x	x		P	
		mem,A	2-4	(mem) $\leftarrow$ (mem) $\wedge$ A	x	x		P	
	CMP	A,#byte	2	A-byte	x	x	x	V	x
		saddr,#byte	3	(saddr)-byte	x	x	x	V	x
		sfr,#byte	4	sfr-byte	x	x	x	V	x
		r,r1	2	r-r1	x	x	x	V	x
		A,saddr	2	A-(saddr)	x	x	x	V	x
		A,sfr	3	A-sfr	x	x	x	V	x
		saddr,saddr	3	(saddr)-(saddr)	x	x	x	V	x
		A,mem	2-4	A-(mem)	x	x	x	V	x
		mem,A	2-4	(mem)-A	x	x	x	V	x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
16-bit arithmetic/logical	ADDW	AX,#word	3	AX, CY $\leftarrow$ AX+word	x	x	x	V	x
		saddrp,#word	4	(saddrp), CY $\leftarrow$ (saddrp)+word	x	x	x	V	x
		sfrp,#word	5	sfrp, CY $\leftarrow$ sfrp+word	x	x	x	V	x
		rp,rp1	2	rp, CY $\leftarrow$ rp+rp1	x	x	x	V	x
		AX,saddrp	2	AX, CY $\leftarrow$ AX+(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX, CY $\leftarrow$ AX+sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp), CY $\leftarrow$ (saddrp)+(saddrp)	x	x	x	V	x
	SUBW	AX,#word	3	AX, CY $\leftarrow$ AX-word	x	x	x	V	x
		saddrp,#word	4	(saddrp), CY $\leftarrow$ (saddrp)-word	x	x	x	V	x
		sfrp,#word	5	sfrp, CY $\leftarrow$ sfrp-word	x	x	x	V	x
		rp,rp1	2	rp, CY $\leftarrow$ rp-rp1	x	x	x	V	x
		AX,saddrp	2	AX, CY $\leftarrow$ AX-(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX, CY $\leftarrow$ AX-sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp), CY $\leftarrow$ (saddrp)-(saddrp)	x	x	x	V	x
Multiply/divide	CMPW	AX,#word	3	AX-word	x	x	x	V	x
		saddrp,#word	4	(saddrp)-word	x	x	x	V	x
		sfrp,#word	5	sfrp-word	x	x	x	V	x
		rp,rp1	2	rp-rp1	x	x	x	V	x
		AX,saddrp	2	AX-(saddrp)	x	x	x	V	x
		AX,sfrp	3	AX-sfrp	x	x	x	V	x
		saddrp,saddrp	3	(saddrp)-(saddrp)	x	x	x	V	x
	MULU	r1	2	AX $\leftarrow$ AXxr1					
	DIVUW	r1	2	AX (quotient), r1 (remainder) $\leftarrow$ AX+r1					
	MULUW	rp1	2	AX (16 high-order bits), rp1 (16 low-order bits) $\leftarrow$ AX $\times$ rp1					
	DIVUX	rp1	2	AXDE (quotient), rp1 (remainder) $\leftarrow$ AXDE+rp1					
Signed multiply	MULW	rp1	2	AX (16 high-order bits), rp1 (16 low-order bits) $\leftarrow$ AX $\times$ rp1					
Sum-of-products	MACW	n	3	AXDE $\leftarrow$ (B) $\times$ (C)+AXDE B $\leftarrow$ B+2, C $\leftarrow$ C+2, n $\leftarrow$ n-1 End if n=0 or P/V=1	x	x	x	V	x
Table shift	MOVtblw	!addr16,n	4	(addr16+2) $\leftarrow$ (addr16), n $\leftarrow$ n-1 addr16 $\leftarrow$ addr16-2, End if n=0					

Remark The addressing range of the table shift instruction is FE00H to FFFFH.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Increment/decrement	INC	r1	1	$r1 \leftarrow r1+1$	x	x	x	V	
		saddr	2	$(saddr) \leftarrow (saddr)+1$	x	x	x	V	
	DEC	r1	1	$r1 \leftarrow r1-1$	x	x	x	V	
		saddr	2	$(saddr) \leftarrow (saddr)-1$	x	x	x	V	
	INCW	rp2	1	$rp2 \leftarrow rp2+1$					
		saddrp	3	$(saddrp) \leftarrow (saddrp)+1$					
	DECW	rp2	1	$rp2 \leftarrow rp2-1$					
		saddrp	3	$(saddrp) \leftarrow (saddrp)-1$					
Shift/rotate	ROR	r1, n	2	$(CY, r1_7 \leftarrow r1_0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$			P	x	
	ROL	r1, n	2	$(CY, r1_0 \leftarrow r1_7, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$			P	x	
	RORC	r1, n	2	$(CY \leftarrow r1_0, r1_7 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$			P	x	
	ROLC	r1, n	2	$(CY \leftarrow r1_7, r1_0 \leftarrow CY, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$			P	x	
	SHR	r1, n	2	$(CY \leftarrow r1_0, r1_7 \leftarrow 0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	x	x	0	P	x
	SHL	r1, n	2	$(CY \leftarrow r1_7, r1_0 \leftarrow 0, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$	x	x	0	P	x
	SHRW	rp1, n	2	$(CY \leftarrow rp1_0, rp1_{15} \leftarrow 0, rp1_{m-1} \leftarrow rp1_m) \times n \text{ times}$	x	x	0	P	x
	SHLW	rp1, n	2	$(CY \leftarrow rp1_{15}, rp1_0 \leftarrow 0, rp1_{m+1} \leftarrow rp1_m) \times n \text{ times}$	x	x	0	P	x
	ROR4	[rp1]	2	$A3 \leftarrow (rp1)_{3:0}, (rp1)_{7:4} \leftarrow A3_0, (rp1)_{15:8} \leftarrow (rp1)_{7:4}$					
	ROL4	[rp1]	2	$A3 \leftarrow (rp1)_{7:4}, (rp1)_{3:0} \leftarrow A3_0, (rp1)_{15:8} \leftarrow (rp1)_{3:0}$					
BCD correction	ADJBA		2	Decimal adjust accumulator					
	ADJBS				x	x	x	P	x
Data conversion	CVTBW		1	When A7=0, X $\leftarrow$ A, A $\leftarrow$ 00H When A7=1, X $\leftarrow$ A, A $\leftarrow$ FFH					

Remark n in the shift/rotate instructions indicates the number of shifts or rotations.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
MOV1	MOV1	CY,saddr.bit	3	CY $\leftarrow$ (saddr.bit)					x
		CY,sfr.bit	3	CY $\leftarrow$ sfr.bit					x
		CY,A.bit	2	CY $\leftarrow$ A.bit					x
		CY,X.bit	2	CY $\leftarrow$ X.bit					x
		CY,PSWH.bit	2	CY $\leftarrow$ PSW <sub>H</sub> .bit					x
		CY,PSWL.bit	2	CY $\leftarrow$ PSW <sub>L</sub> .bit					x
		saddr.bit,CY	3	(saddr.bit) $\leftarrow$ CY					
		sfr.bit,CY	3	sfr.bit $\leftarrow$ CY					
		A.bit,CY	2	A.bit $\leftarrow$ CY					
		X.bit,CY	2	X.bit $\leftarrow$ CY					
		PSWH.bit,CY	2	PSW <sub>H</sub> .bit $\leftarrow$ CY					
		PSWL.bit,CY	2	PSW <sub>L</sub> .bit $\leftarrow$ CY			x	x	x
Bit manipulation	AND1	CY,saddr.bit	3	CY $\leftarrow$ CY $\wedge$ (saddr.bit)					x
		CY,/saddr.bit	3	CY $\leftarrow$ CY $\wedge$ <u>(saddr.bit)</u>					x
		CY,sfr.bit	3	CY $\leftarrow$ CY $\wedge$ sfr.bit					x
		CY,/sfr.bit	3	CY $\leftarrow$ CY $\wedge$ <u>sfr.bit</u>					x
		CY,A.bit	2	CY $\leftarrow$ CY $\wedge$ A.bit					x
		CY,/A.bit	2	CY $\leftarrow$ CY $\wedge$ <u>A.bit</u>					x
		CY,X.bit	2	CY $\leftarrow$ CY $\wedge$ X.bit					x
		CY,/X.bit	2	CY $\leftarrow$ CY $\wedge$ <u>X.bit</u>					x
		CY,PSWH.bit	2	CY $\leftarrow$ CY $\wedge$ PSW <sub>H</sub> .bit					x
		CY,/PSWH.bit	2	CY $\leftarrow$ CY $\wedge$ <u>PSW<sub>H</sub>.bit</u>					x
		CY,PSWL.bit	2	CY $\leftarrow$ CY $\wedge$ PSW <sub>L</sub> .bit					x
		CY,/PSWL.bit	2	CY $\leftarrow$ CY $\wedge$ <u>PSW<sub>L</sub>.bit</u>					x
OR1	OR1	CY,saddr.bit	3	CY $\leftarrow$ CY $\vee$ (saddr.bit)					x
		CY,/saddr.bit	3	CY $\leftarrow$ CY $\vee$ <u>(saddr.bit)</u>					x
		CY,sfr.bit	3	CY $\leftarrow$ CY $\vee$ sfr.bit					x
		CY,/sfr.bit	3	CY $\leftarrow$ CY $\vee$ <u>sfr.bit</u>					x
		CY,A.bit	2	CY $\leftarrow$ CY $\vee$ A.bit					x
		CY,/A.bit	2	CY $\leftarrow$ CY $\vee$ <u>A.bit</u>					x
		CY,X.bit	2	CY $\leftarrow$ CY $\vee$ X.bit					x
		CY,/X.bit	2	CY $\leftarrow$ CY $\vee$ <u>X.bit</u>					x
		CY,PSWH.bit	2	CY $\leftarrow$ CY $\vee$ PSW <sub>H</sub> .bit					x
		CY,/PSWH.bit	2	CY $\leftarrow$ CY $\vee$ <u>PSW<sub>H</sub>.bit</u>					x
		CY,PSWL.bit	2	CY $\leftarrow$ CY $\vee$ PSW <sub>L</sub> .bit					x
		CY,/PSWL.bit	2	CY $\leftarrow$ CY $\vee$ <u>PSW<sub>L</sub>.bit</u>					x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Bit manipulation	XOR1	CY,saddr.bit	3	CY $\leftarrow$ CY $\nabla$ (saddr.bit)					x
		CY,sfr.bit	3	CY $\leftarrow$ CY $\nabla$ sfr.bit					x
		CY,A.bit	2	CY $\leftarrow$ CY $\nabla$ A.bit					x
		CY,X.bit	2	CY $\leftarrow$ CY $\nabla$ X.bit					x
		CY,PSWH.bit	2	CY $\leftarrow$ CY $\nabla$ PSWH.bit					x
		CY,PSWL.bit	2	CY $\leftarrow$ CY $\nabla$ PSWL.bit					x
	SET1	saddr.bit	2	(saddr.bit) $\leftarrow$ 1					
		sfr.bit	3	sfr.bit $\leftarrow$ 1					
		A.bit	2	A.bit $\leftarrow$ 1					
		X.bit	2	X.bit $\leftarrow$ 1					
		PSWH.bit	2	PSWH.bit $\leftarrow$ 1					
		PSWL.bit	2	PSWL.bit $\leftarrow$ 1		x	x	x	x
	CLR1	saddr.bit	2	(saddr.bit) $\leftarrow$ 0					
		sfr.bit	3	sfr.bit $\leftarrow$ 0					
		A.bit	2	A.bit $\leftarrow$ 0					
		X.bit	2	X.bit $\leftarrow$ 0					
		PSWH.bit	2	PSWH.bit $\leftarrow$ 0					
		PSWL.bit	2	PSWL.bit $\leftarrow$ 0		x	x	x	x
	NOT1	saddr.bit	3	(saddr.bit) $\leftarrow$ <u>(saddr.bit)</u>					
		sfr.bit	3	sfr.bit $\leftarrow$ <u>sfr.bit</u>					
		A.bit	2	A.bit $\leftarrow$ <u>A.bit</u>					
		X.bit	2	X.bit $\leftarrow$ <u>X.bit</u>					
		PSWH.bit	2	PSWH.bit $\leftarrow$ <u>PSWH.bit</u>					
		PSWL.bit	2	PSWL.bit $\leftarrow$ <u>PSWL.bit</u>		x	x	x	x
	SET1	CY	1	CY $\leftarrow$ 1					1
	CLR1	CY	1	CY $\leftarrow$ 0					0
	NOT1	CY	1	CY $\leftarrow$ <u>CY</u>					x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag					
					S	Z	AC	P/V	CY	
Call/return	CALL	!addr16	3	(SP-1) $\leftarrow$ (PC+3) <sub>H</sub> , (SP-2) $\leftarrow$ (PC+3) <sub>L</sub> , PC $\leftarrow$ addr16, SP $\leftarrow$ SP-2						
	CALLF	!addr11	2	(SP-1) $\leftarrow$ (PC+2) <sub>H</sub> , (SP-2) $\leftarrow$ (PC+2) <sub>L</sub> , PC <sub>16-11</sub> $\leftarrow$ 00001, PC <sub>10-0</sub> $\leftarrow$ addr11, SP $\leftarrow$ SP-2						
	CALLT	[addr5]	1	(SP-1) $\leftarrow$ (PC+1) <sub>H</sub> , (SP-2) $\leftarrow$ (PC+1) <sub>L</sub> , PC <sub>H</sub> $\leftarrow$ (TPF,00000000,addr5+1), PC <sub>L</sub> $\leftarrow$ (TPF,00000000,addr5), SP $\leftarrow$ SP-2						
	CALL	rp1	2	(SP-1) $\leftarrow$ (PC+2) <sub>H</sub> , (SP-2) $\leftarrow$ (PC+2) <sub>L</sub> , PC <sub>H</sub> $\leftarrow$ rp1 <sub>H</sub> , PC <sub>L</sub> $\leftarrow$ rp1 <sub>L</sub> , SP $\leftarrow$ SP-2						
		[rp1]	2	(SP-1) $\leftarrow$ (PC+2) <sub>H</sub> , (SP-2) $\leftarrow$ (PC+2) <sub>L</sub> , PC <sub>H</sub> $\leftarrow$ (rp1+1), PC <sub>L</sub> $\leftarrow$ (rp1), SP $\leftarrow$ SP-2						
	BRK		1	(SP-1) $\leftarrow$ PSW <sub>H</sub> , (SP-2) $\leftarrow$ PSW <sub>L</sub> , (SP-3) $\leftarrow$ (PC+1) <sub>H</sub> , (SP-4) $\leftarrow$ (PC+1) <sub>L</sub> , PC <sub>L</sub> $\leftarrow$ (003EH), PC <sub>H</sub> $\leftarrow$ (003FH), SP $\leftarrow$ SP-4, IE $\leftarrow$ 0						
	RET		1	PC <sub>L</sub> $\leftarrow$ (SP), PC <sub>H</sub> $\leftarrow$ (SP+1), SP $\leftarrow$ SP+2						
	RETB		1	PC <sub>L</sub> $\leftarrow$ (SP), PC <sub>H</sub> $\leftarrow$ (SP+1), PSW <sub>L</sub> $\leftarrow$ (SP+2), PSW <sub>H</sub> $\leftarrow$ (SP+3), SP $\leftarrow$ SP+4	R	R	R	R	R	
	RETI		1	PC <sub>L</sub> $\leftarrow$ (SP), PC <sub>H</sub> $\leftarrow$ (SP+1), PSW <sub>L</sub> $\leftarrow$ (SP+2), PSW <sub>H</sub> $\leftarrow$ (SP+3), SP $\leftarrow$ SP+4	R	R	R	R	R	
Stack manipulation	PUSH	sfrp	3	(SP-1) $\leftarrow$ sfr <sub>H</sub> , (SP-2) $\leftarrow$ sfr <sub>L</sub> , SP $\leftarrow$ SP-2						
		post	2	{(SP-1) $\leftarrow$ post <sub>H</sub> , (SP-2) $\leftarrow$ post <sub>L</sub> , SP $\leftarrow$ SP-2} $\times$ n times						
		PSW	1	(SP-1) $\leftarrow$ PSW <sub>H</sub> , (SP-2) $\leftarrow$ PSW <sub>L</sub> , SP $\leftarrow$ SP-2						
	PUSHU	post	2	{(UP-1) $\leftarrow$ post <sub>H</sub> , (UP-2) $\leftarrow$ post <sub>L</sub> , UP $\leftarrow$ UP-2} $\times$ n times						
	POP	sfrp	3	sfr <sub>L</sub> $\leftarrow$ (SP), sfr <sub>H</sub> $\leftarrow$ (SP+1), SP $\leftarrow$ SP+2						
		post	2	{post <sub>L</sub> $\leftarrow$ (SP), post <sub>H</sub> $\leftarrow$ (SP+1), SP $\leftarrow$ SP+2} $\times$ n times						
		PSW	1	PSW <sub>L</sub> $\leftarrow$ (SP), PSW <sub>H</sub> $\leftarrow$ (SP+1), SP $\leftarrow$ SP+2	R	R	R	R	R	
	POPU	post	2	{post <sub>L</sub> $\leftarrow$ (UP), post <sub>H</sub> $\leftarrow$ (UP+1), UP $\leftarrow$ UP+2} $\times$ n times						
	MOVW	SP,#word	4	SP $\leftarrow$ word						
		SP,AX	2	SP $\leftarrow$ AX						
		AX,SP	2	AX $\leftarrow$ SP						
	INCW	SP	2	SP $\leftarrow$ SP+1						
	DECW	SP	2	SP $\leftarrow$ SP-1						

Remark n in the stack manipulation instructions indicates the number of registers specified in post.

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Special	CHKL	sfr	3	(Pin level) $\nabla$ (Signal level before output buffer)	x	x			P
	CHKLA	sfr	3	A $\leftarrow$ {(Pin level) $\nabla$ (Signal level before output buffer)}	x	x			P
Unconditional branch	BR	!addr16	3	PC $\leftarrow$ addr16					
		rp1	2	PC <sub>H</sub> $\leftarrow$ rp1 <sub>H</sub> , PC <sub>L</sub> $\leftarrow$ rp1 <sub>L</sub>					
		[rp1]	2	PC <sub>H</sub> $\leftarrow$ (rp1+1), PC <sub>L</sub> $\leftarrow$ (rp1)					
		\$addr16	2	PC $\leftarrow$ PC+2+jdisp8					
Conditional branch	BC	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if CY=1					
	BL								
	BNC	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if CY=0					
	BNL								
	BZ	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if Z=1					
	BE								
	BNZ	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if Z=0					
	BNE								
	BV	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if P/V=1					
	BPE								
	BNV	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if P/V=0					
	BPO								
	BN	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if S=1					
	BP	\$addr16	2	PC $\leftarrow$ PC+2+jdisp8 if S=0					
	BGT	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if (P/V $\nabla$ S) $\vee$ Z=0					
	BGE	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if P/V $\nabla$ S=0					
	BLT	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if P/V $\nabla$ S=1					
	BLE	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if (P/V $\nabla$ S) $\vee$ Z=1					
	BH	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if Z $\vee$ CY=0					
	BNH	\$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if Z $\vee$ CY=1					
BT	BT	saddr.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if (saddr.bit)=1					
		sfr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if sfr.bit=1					
		A.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if A.bit=1					
		X.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if X.bit=1					
		PSWH.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSWH.bit=1					
		PSWL.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSWL.bit=1					
BF	BF	saddr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if (saddr.bit)=0					
		sfr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if sfr.bit=0					
		A.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if A.bit=0					
		X.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if X.bit=0					
		PSWH.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSWH.bit=0					
		PSWL.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSWL.bit=0					

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
Conditional branch	BTCLR	saddr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if (saddr.bit)=1 then reset (saddr.bit)					
		sfr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if sfr.bit=1 then reset sfr.bit					
		A.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if A.bit=1 then reset A.bit					
		X.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if X.bit=1 then reset X.bit					
		PSWH.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSW <sub>H</sub> .bit=1 then reset PSW <sub>H</sub> .bit					
		PSWL.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSW <sub>L</sub> .bit=1 then reset PSW <sub>L</sub> .bit	x	x	x	x	x
	BFSET	saddr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if (saddr.bit)=0 then set (saddr.bit)					
		sfr.bit, \$addr16	4	PC $\leftarrow$ PC+4+jdisp8 if sfr.bit=0 then set sfr.bit					
		A.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if A.bit=0 then set A.bit					
		X.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if X.bit=0 then set X.bit					
		PSWH.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSW <sub>H</sub> .bit=0 then set PSW <sub>H</sub> .bit					
		PSWL.bit, \$addr16	3	PC $\leftarrow$ PC+3+jdisp8 if PSW <sub>L</sub> .bit=0 then set PSW <sub>L</sub> .bit	x	x	x	x	x
Context switching	DBNZ	r2, \$addr16	2	r2 $\leftarrow$ r2-1, then PC $\leftarrow$ PC+2+jdisp8 if r2 $\neq$ 0					
		saddr, \$addr16	3	(saddr) $\leftarrow$ (saddr)-1, then PC $\leftarrow$ PC+3+jdisp8 if (saddr) $\neq$ 0					
	BRKCS	RBn	2	PC $\leftarrow$ R5, PC $\leftarrow$ R4, R7 $\leftarrow$ PSW <sub>H</sub> , R6 $\leftarrow$ PSW <sub>L</sub> , RBS2-0 $\leftarrow$ n, RSS $\leftarrow$ 0, IE $\leftarrow$ 0					
	RETCS	!addr16	3	PC $\leftarrow$ R5, PC $\leftarrow$ R4, R5, R4 $\leftarrow$ addr16, PSW <sub>H</sub> $\leftarrow$ R7, PSW <sub>L</sub> $\leftarrow$ R6	R	R	R	R	R
	RETCSB	!addr16	4	PC $\leftarrow$ R5, PC $\leftarrow$ R4, R5, R4 $\leftarrow$ addr16, PSW <sub>H</sub> $\leftarrow$ R7, PSW <sub>L</sub> $\leftarrow$ R6	R	R	R	R	R

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
String	MOV M	[DE+], A	2	(DE+) $\leftarrow$ A, C $\leftarrow$ C-1 End if C=0					
		[DE-], A	2	(DE-) $\leftarrow$ A, C $\leftarrow$ C-1 End if C=0					
	MOV BK	[DE+], [HL+]	2	(DE+) $\leftarrow$ (HL+), C $\leftarrow$ C-1 End if C=0					
		[DE-], [HL-]	2	(DE-) $\leftarrow$ (HL-), C $\leftarrow$ C-1 End if C=0					
	XCH M	[DE+], A	2	(DE+) $\leftrightarrow$ A, C $\leftarrow$ C-1 End if C=0					
		[DE-], A	2	(DE-) $\leftrightarrow$ A, C $\leftarrow$ C-1 End if C=0					
	XCH BK	[DE+], [HL+]	2	(DE+) $\leftrightarrow$ (HL+), C $\leftarrow$ C-1 End if C=0					
		[DE-], [HL-]	2	(DE-) $\leftrightarrow$ (HL-), C $\leftarrow$ C-1 End if C=0					
	CMP ME	[DE+], A	2	(DE+)-A, C $\leftarrow$ C-1 End if C=0 or Z=0	x	x	x	v	x
		[DE-], A	2	(DE-)-A, C $\leftarrow$ C-1 End if C=0 or Z=0	x	x	x	v	x
	CMP BK E	[DE+], [HL+]	2	(DE+)-(HL+), C $\leftarrow$ C-1 End if C=0 or Z=0	x	x	x	v	x
		[DE-], [HL-]	2	(DE-)-(HL-), C $\leftarrow$ C-1 End if C=0 or Z=0	x	x	x	v	x
	CMP MN E	[DE+], A	2	(DE+)-A, C $\leftarrow$ C-1 End if C=0 or Z=1	x	x	x	v	x
		[DE-], A	2	(DE-)-A, C $\leftarrow$ C-1 End if C=0 or Z=1	x	x	x	v	x
	CMP BK NE	[DE+], [HL+]	2	(DE+)-(HL+), C $\leftarrow$ C-1 End if C=0 or Z=1	x	x	x	v	x
		[DE-], [HL-]	2	(DE-)-(HL-), C $\leftarrow$ C-1 End if C=0 or Z=1	x	x	x	v	x
	CMP MC	[DE+], A	2	(DE+)-A, C $\leftarrow$ C-1 End if C=0 or CY=0	x	x	x	v	x
		[DE-], A	2	(DE-)-A, C $\leftarrow$ C-1 End if C=0 or CY=0	x	x	x	v	x
	CMP BK C	[DE+], [HL+]	2	(DE+)-(HL+), C $\leftarrow$ C-1 End if C=0 or CY=0	x	x	x	v	x
		[DE-], [HL-]	2	(DE-)-(HL-), C $\leftarrow$ C-1 End if C=0 or CY=0	x	x	x	v	x

Instruction set	Mnemonic	Operand	Byte	Operation	Flag				
					S	Z	AC	P/V	CY
String	CMPPMNC	[DE+], A	2	(DE+)-A, C $\leftarrow$ C-1 End if C=0 or CY=1	x	x	x	V	x
		[DE-], A	2	(DE-)-A, C $\leftarrow$ C-1 End if C=0 or CY=1	x	x	x	V	x
	CMPBKNC	[DE+], [HL+]	2	(DE+)-(HL+), C $\leftarrow$ C-1 End if C=0 or CY=1	x	x	x	V	x
		[DE-], [HL-]	2	(DE-)-(HL-), C $\leftarrow$ C-1 End if C=0 or CY=1	x	x	x	V	x
CPU control	MOV	STBC, #byte	4	STBC $\leftarrow$ byte <sup>Note</sup>					
		WDM, #byte	4	WDM $\leftarrow$ byte <sup>Note</sup>					
	SWRS		1	RSS $\leftarrow$ RSS					
	SEL	RBn	2	RBS2-0 $\leftarrow$ n, RSS $\leftarrow$ 0					
		RBn, ALT	2	RBS2-0 $\leftarrow$ n, RSS $\leftarrow$ 1					
	NOP		1	No operation					
	EI		1	IE $\leftarrow$ 1 (Enable interrupt)					
	DI		1	IE $\leftarrow$ 1 (Disable interrupt)					

**Note** An op-code trap interrupt occurs if an invalid op-code is specified in an STBC or WDM register manipulation instruction.

#### Trap operation:

(SP-1)  $\leftarrow$  PSW<sub>H</sub>, (SP-2)  $\leftarrow$  PSW<sub>L</sub>,  
 (SP-3)  $\leftarrow$  (PC-4)<sub>H</sub>, (SP-4)  $\leftarrow$  (PC-4)<sub>L</sub>,  
 PCL  $\leftarrow$  (003CH), PCH  $\leftarrow$  (003DH),  
 SP  $\leftarrow$  SP-4, IE  $\leftarrow$  0

## 10. ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	$V_{DD}$		-0.5 to +7.0	V
Input voltage	$V_I$		-0.5 to $V_{DD} + 0.5$	V
Output voltage	$V_O$		-0.5 to $V_{DD} + 0.5$	V
Low-level output current	$I_{OL}$	Each pin	4.0	mA
		Total of all output pins	100	mA
High-level output current	$I_{OH}$	Each pin	-1.0	mA
		Total of all output pins	-20	mA
Operating temperature	$T_{opt}$		-10 to +70	°C
Storage temperature	$T_{stg}$		-65 to +150	°C

**Caution** Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

### RECOMMENDED OPERATING CONDITIONS

Oscillation frequency	$T_a$	$V_{DD}$
8 MHz $\leq f_{xx} \leq$ 32MHz	-10 to +70 °C	+5.0 V $\pm 10\%$

### CAPACITANCE ( $T_a = 25^\circ\text{C}$ , $V_{SS} = V_{DD} = 0\text{ V}$ )

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	$C_I$	$f = 1\text{ MHz}$ Pins other than those measured must be 0 V.			20	pF
Output capacitance	$C_O$				20	pF
I/O capacitance	$C_{IO}$				20	pF

OSCILLATOR CHARACTERISTICS ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5$  V  $\pm 10$  %,  $V_{SS} = 0$  V)

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Ceramic resonator or crystal		Oscillator frequency ( $f_{osc}$ )	8	32	MHz
External clock		X1 input frequency ( $f_x$ )	8	32	MHz
		X1 input rising and falling times ( $t_{xR}, t_{xF}$ )	0	10	ns
		X1 input high-level and low-level widths ( $t_{wxH}, t_{wxL}$ )	10	115	ns

**Caution** When using the system clock generator, run wires in the portion surrounded by dotted lines according to the following rules to avoid effects such as stray capacitance:

- Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as  $V_{SS}$ . Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillator.

## Recommended Capacitors in an Oscillation Circuit

## Ceramic resonator

Manufacturer	Part number	Frequency [MHz]	Recommended constant	
			C1 [pF]	C2 [pF]
Murata Mfg.	CSA16.00MXZ040	16.0	22	22
	CSA25.00MXZ040	25.0	5	5
	CSA32.00MXZ040	32.0	Open	Open

DC CHARACTERISTICS ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5$  V  $\pm 10$  %,  $V_{SS} = 0$  V)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
Low-level input voltage	$V_{IL}$			0		0.8	V
High-level input voltage	$V_{IH1}$	Note 1		2.2			V
	$V_{IH2}$	Note 2		$0.8V_{DD}$			
Low-level output voltage	$V_{OL}$	$I_{OL} = 2.0$ mA				0.45	V
High-level output voltage	$V_{OH}$	$I_{OH} = -400$ $\mu$ A		$V_{DD} - 1.0$			V
Input leakage current	$I_{IL}$	$0$ V $\leq V_I \leq V_{DD}$				$\pm 10$	$\mu$ A
Output leakage current	$I_{LO}$	$0$ V $\leq V_O \leq V_{DD}$				$\pm 10$	$\mu$ A
$V_{DD}$ supply current	$I_{DD1}$	Operation mode			60	87	mA
	$I_{DD2}$	HALT mode			20	30	mA
Data retention voltage	$V_{DDDR}$	STOP mode		2.5			V
Data retention current	$I_{DDDR}$	STOP mode	$V_{DDDR} = 2.5$ V		2	10	$\mu$ A
			$V_{DDDR} = 5.0$ V $\pm 10$ %		10	50	$\mu$ A

Notes 1. For pins other than those described in Note 2

2. RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, and P25/TI

**AC CHARACTERISTICS (T<sub>A</sub> = -10 to +70 °C, V<sub>DD</sub> = +5 V ±10 %, V<sub>SS</sub> = 0 V, C<sub>L</sub> = 100 pF, f<sub>xx</sub> = 32 MHz)**

**Read/Write Operation (When the General Memory Is Connected)**

Parameter	Symbol	Conditions	Min.	Max.	Unit
System clock cycle time	t <sub>CYK</sub>	C <sub>L</sub> = 50 pF	62.5	250	ns
Address setup time (to ASTB ↓)	t <sub>AST</sub>		7		ns
Address hold time (to ASTB ↓)	t <sub>HSTA</sub>		11		ns
Delay from RD ↓ to address float	t <sub>FRA</sub>			0	ns
Delay from address to data input	t <sub>DAID</sub>			100	ns
Delay from RD ↓ to data input	t <sub>DRID</sub>			49	ns
Delay from ASTB ↓ to RD ↓	t <sub>DSTR</sub>		15		ns
Data hold time (to RD ↑)	t <sub>HRD</sub>		0		ns
Delay from RD ↑ to address active	t <sub>DRA</sub>		25		ns
RD low-level width	t <sub>WL</sub>		63		ns
ASTB high-level width	t <sub>WSTH</sub>		14		ns
Delay from WR ↓ to data output	t <sub>OWOD</sub>			21	ns
Delay from ASTB ↓ to WR ↓	t <sub>DSTW</sub>		15		ns
Delay from WR ↑ to ASTB ↑	t <sub>DWBT</sub>		78		ns
Data setup time (to WR ↑)	t <sub>SODW</sub>		57		ns
Data hold time (to WR ↑)	t <sub>HWOD</sub>		8		ns
WR low-level width	t <sub>WWL</sub>		57		ns
WAIT setup time (to address)	t <sub>SAWT</sub>			44	ns
WAIT hold time (to address)	t <sub>HAWT</sub>		86		ns
WAIT setup time (to RD ↓)	t <sub>SRRY</sub>			-25	ns
WAIT setup time (to WR ↓)	t <sub>SWRY</sub>			-25	ns
WAIT hold time (to RD ↓)	t <sub>HRRY</sub>		17		ns
WAIT hold time (to WR ↓)	t <sub>HWRY</sub>		17		ns
Delay from address to RD ↓	t <sub>DAAR</sub>			69	ns
Delay from address to WR ↓	t <sub>DAW</sub>			69	ns

## tcyk-Dependent Bus Timing Definition

Symbol	Calculation formula	Min./Max.	Unit
t <sub>SAST</sub>	(0.5 + a)T - 24	Min.	ns
t <sub>HSTA</sub>	0.5T - 20	Min.	ns
t <sub>WSTH</sub>	(0.5 + a)T - 17	Min.	ns
t <sub>DSTR</sub>	0.5T - 16	Min.	ns
t <sub>WR1</sub>	(1.5 + n)T - 30	Min.	ns
t <sub>DAID</sub>	(2.5 + a + n)T - 56	Max.	ns
t <sub>DRID</sub>	(1.5 + n)T - 44	Max.	ns
t <sub>DRA</sub>	0.5T - 6	Min.	ns
t <sub>DSTW</sub>	0.5T - 16	Min.	ns
t <sub>DWST</sub>	1.5T - 15	Min.	ns
t <sub>WWL</sub>	(1.5 + n)T - 36	Min.	ns
t <sub>DWOD</sub>	0.5T - 10	Max.	ns
t <sub>SODW</sub>	(1 + n)T - 5	Min.	ns
t <sub>BAWT</sub>	(a + n)T - 18	Max.	ns
t <sub>HAWT</sub>	(0.5 + a + n)T - 7	Min.	ns
t <sub>SRRY</sub>	(n - 1)T - 25	Max.	ns
t <sub>SWRY</sub>	(n - 1)T - 25	Max.	ns
t <sub>HRYY</sub>	(n - 0.5)T - 14	Min.	ns
t <sub>HWRY</sub>	(n - 0.5)T - 14	Min.	ns
t <sub>DAR</sub>	(a + 1)T + 7	Max.	ns
t <sub>DAW</sub>	(a + 1)T + 7	Max.	ns

**Remarks** 1. T = tcyk = 1/fCLK (fCLK is the internal system clock frequency.)

2. When an address wait is inserted, the value of a is 1. Otherwise, it is 0.
3. The number n represents the number of wait cycles specified by the external wait pin (WAIT) or PWC register.
4. Only the bus timing items listed above are dependent on tcyk.

**Other Operations ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5$  V  $\pm 10$  %,  $V_{SS} = 0$  V)**

Parameter	Symbol	Conditions	Min.	Max.	Unit
NMI high/low level width	$t_{WNH}, t_{WNL}$		2		μs
INTP0 high/low level width	$t_{W0H}, t_{W0L}$		500		ns
INTP1 high/low level width	$t_{W1H}, t_{W1L}$		500		ns
INTP2 high/low level width	$t_{W2H}, t_{W2L}$		500		ns
INTP3 high/low level width	$t_{W3H}, t_{W3L}$		500		ns
RESET high/low level width	$t_{WRH}, t_{WRL}$		2		μs
TI high/low level width	$t_{WTIH}, t_{WTIL}$		500		ns

### Other tcyk-Dependent Operations

Symbol	Calculation formula	Min./Max.	Unit
$t_{W0H}$	8T	Min.	ns
$t_{W0L}$	8T	Min.	ns
$t_{W1H}$	8T	Min.	ns
$t_{W1L}$	8T	Min.	ns
$t_{W2H}$	8T	Min.	ns
$t_{W2L}$	8T	Min.	ns
$t_{W3H}$	8T	Min.	ns
$t_{W3L}$	8T	Min.	ns
$t_{WTIH}$	8T	Min.	ns
$t_{WTIL}$	8T	Min.	ns


**Remarks 1.**  $T = tcyk = 1/fCLK$  (fCLK is the internal system clock frequency.)

**2.** The bus timing items listed above are dependent on tcyk.


### External Clock Timing ( $T_a = -10$ to $+70$ °C, $V_{DD} = +5$ V $\pm 10$ %, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	Min.	Max.	Unit
X1 input high/low level width	$t_{WXH}, t_{WXL}$		10	115	ns
X1 input rising/falling time	$t_{XR}, t_{XF}$		0	10	ns
X1 input clock cycle time	$tcyx$		31.25	125	ns


### AC Timing Test Points




## Read Operation






## Write Operation




**Interrupt Input Timing**

**Remark** n = 0 to 3

**Reset Input Timing****TI Pin Input Timing****External Clock Timing**

## 11. PACKAGE DRAWINGS

## 64 PIN PLASTIC QFP (□14)



## NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64G-80-22-2

ITEM	MILLIMETERS	INCHES
A	18.4±0.4	0.724 <sup>+0.017</sup> <sub>-0.016</sub>
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	18.4±0.4	0.724 <sup>+0.017</sup> <sub>-0.016</sub>
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.006</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	2.2±0.2	0.087 <sup>+0.008</sup> <sub>-0.009</sub>
L	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.15	0.006
P	1.5±0.1	0.059±0.004
Q	0.1±0.1	0.004±0.004
S	1.7 MAX.	0.067 MAX.

## 12. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the  $\mu$ PD78352A.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

**Table 12-1 Soldering Conditions for Surface-Mount Devices**

$\mu$ PD78350AG-22 : 64-pin plastic QF (14 × 14 mm)

$\mu$ PD78352AG-xxx-22 : 64-pin plastic QF (14 × 14 mm)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit Note: 7 days (10 hours of pre-baking is required at 125 °C afterward.) <b>&lt;Cautions&gt;</b> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.	IR35-107-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit Note: 7 days (10 hours of pre-baking is required at 125 °C afterward.) <b>&lt;Cautions&gt;</b> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

**Caution** Do not apply more than a single process at once, except for "Partial heating method."

APPENDIX A DIFFERENCES BETWEEN THE  $\mu$ PD78352A,  $\mu$ PD78350A AND THE  $\mu$ PD78322,  $\mu$ PD78320

Item	Product	$\mu$ PD78352A	$\mu$ PD78350A	$\mu$ PD78322	$\mu$ PD78320
Number of basic instructions	113		111		
Minimum instruction execution time	125 ns (in operation at an internal clock of 16 MHz or an external clock of 32 MHz)		250 ns (in operation at an internal clock of 8 MHz or an external clock of 16 MHz)		
Internal memory	ROM	32768 × 8 bits	—	16384 × 8 bits	—
	RAM	640 × 8 bits		64K bytes	
Memory space		64K bytes			
I/O line	Input	6		16 (analog input: 8)	
	I/O	44	24	39	21
Real-time pulse unit (Capture/timer unit)	<ul style="list-style-type: none"> <li>One 16-bit free running timer</li> <li>One 16-bit timer/event counter</li> <li>One 16-bit interval timer</li> <li>Two 16-bit capture registers</li> <li>Two 16-bit compare registers</li> </ul>		<ul style="list-style-type: none"> <li>One 18/16-bit free running timer</li> <li>One 16-bit timer/event counter</li> <li>Six 16-bit compare registers</li> <li>Four 18-bit capture registers</li> <li>Two 18-bit capture/compare registers</li> <li>Eight real-time output ports</li> </ul>		
Serial interface	—		<ul style="list-style-type: none"> <li>Serial interface with dedicated band rate generator</li> <li>One-channel UART</li> <li>One-channel clock synchronous serial interface/SBI</li> </ul>		
A/D converter	—		10-bit resolution, 8 inputs		
Interrupt	<ul style="list-style-type: none"> <li>Five external and four internal sources</li> <li>4-level programmable priority</li> </ul>		<ul style="list-style-type: none"> <li>Eight external and 14 internal sources (Two pins are used for both sources.)</li> <li>3-level programmable priority</li> </ul>		
	<ul style="list-style-type: none"> <li>Three processing modes: Vectored interrupt function, macro service function, and context switching function</li> </ul>				
Test source	—		One internal test source		
Instruction set	Sum-of-products instruction is added to those used with the $\mu$ PD78320 and $\mu$ PD78322.		Much more instructions are added to those used with the $\mu$ PD78310A and $\mu$ PD78312A.		
Other specifications	<ul style="list-style-type: none"> <li>Watchdog timer: Provided</li> <li>Standby function (STOP mode, HALT mode)</li> </ul>		—		
	<ul style="list-style-type: none"> <li>Wait control pin</li> </ul>		—		
Package	<ul style="list-style-type: none"> <li>64-pin plastic QFP (14 × 14 mm)</li> </ul>		<ul style="list-style-type: none"> <li>Can be directly connected to the turbo access manager (<math>\mu</math>PD71P301).</li> <li>68-pin plastic QFJ (950 × 950 mil)</li> <li>74-pin plastic QFP (20 × 20 mm)</li> <li>80-pin plastic QFP (14 × 20 mm)</li> </ul>		

## APPENDIX B TOOLS

### B.1 DEVELOPMENT TOOLS

The following tools are provided for developing a system that uses the  $\mu$ PD78352A:

#### Language processor

78K/III series relocatable assembler (RA78K/III)	This relocatable program can be used for all 78K/III series emulators. With its macro functions, it allows the user to improve program development efficiency. A structured-programming assembler is also provided, which enables explicit description of program control structures. This assembler could improve productivity in program production and maintenance.		
	Host machine	OS	Distribution media
	PC-9800 series	MS-DOS™ Ver. 3.30 to Ver. 5.00A <small>Note</small>	3.5-inch 2HD 5.25-inch 2HD
	IBM PC/AT™	PC DOS™ (Ver. 3.1)	5.25-inch 2HC
78K/III series C compiler (CC78K/III)	This C compiler can be used for all 78K/III series emulators. The compiler converts programs written in C language into object codes executable on the microcomputer. When the compiler is used, the 78K/III series relocatable assembler package (RA78K/III) is needed.		
	Host machine	OS	Distribution media
	PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A <small>Note</small>	3.5-inch 2HD 5.25-inch 2HD
	IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC

**Note** This software cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

**Remark** It is guaranteed that the relocatable assembler and C compiler run only under the OSs on the corresponding host machines described above.

## PROM programming tools

Hardware	PG-1500	The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcomputer containing PROM independently or from a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.		
	PA-78P352G <sup>Note 1</sup> PA-78P352KK <sup>Note 1</sup>	Programmer adapter for writing programs to the $\mu$ PD78P352. Used with a PROM programmer such as the PG-1500. PA-78P352G : For $\mu$ PD78P352G PA-78P352KK : For $\mu$ PD78P352KK <sup>Note 1</sup>		
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.		
		Host machine	OS	Distribution media
		PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A <sup>Note 2</sup>	3.5-inch 2HD 5.25-inch 2HD
		IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC
				μS5A13PG1500 μS5A10PG1500 μS7B10PG1500

**Notes** 1. Under development

2. This software cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

**Remark** It is guaranteed that the PG controller runs only under the OSs on the corresponding host machines described above.

## Debugging tools

Hardware	IE-78350-R	In-circuit emulator for developing and debugging an application system. For debugging, connect the emulator to the host machine.		
	IE-78350-R-EM1	I/O emulation board for emulating peripheral hardware such as the I/O ports of the $\mu$ PD78352A.		
	EP-78240GC-R	Emulation probe for connecting the IE-78350-R to the target system. Used with the IE-78350-R-EM1.		
	EV-9200GC-64	One EV-9200GC-64 conversion socket is provided for connection to the target system.		
Software	IE-78350-R control program (IE controller)	This control program allows the user to control the IE-78350-R from the host machine. Its automatic command execution function ensures more efficient debugging.		
		Host machine	OS	Distribution media
		PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A <small>Note</small>	3.5-inch 2HD 5.25-inch 2HD
		IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC

**Note** This software cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

**Remark** It is guaranteed that the IE controller runs only under the OSs on the corresponding host machines described above.

## B.2 EVALUATION TOOLS

The following evaluation tools are provided for evaluating the function of the  $\mu$ PD78352A:

Part number	Host machine	Function
EB-78350-98	PC-9800 series	When the evaluation tool is connected to the host machine, the functions of the $\mu$ PD78352A can easily be evaluated. As the command system of the EB-78350-98/PC conforms to that of the IE-78350-R, the migration can easily be made to the development of the application system with the IE-78350-R.
EB-78350-PC	IBM PC/AT	

**Cautions** 1. These products are not development tools for the application system that uses the  $\mu$ PD78352A.  
 2. These products do not have an emulation function used during the execution of the program in internal ROM for the  $\mu$ PD78352A.

## B.3 EMBEDDED SOFTWARE

To improve the efficiency of program development and simplify the maintenance of systems incorporating this microcontroller, the following embedded software is provided.


## Fuzzy inference development support system

Tool for creating fuzzy knowledge data (FE9000, FE9200)	This program supports the input/editing and simulation of fuzzy knowledge data (fuzzy rules and membership functions).			
	Host machine	OS	Distribution media	Part number
	PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A Note 1	3.5-inch 2HD	$\mu$ S5A13FE9000
			5.25-inch 2HD	$\mu$ S5A10FE9000
Translator (FT78K3) Note 2	IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC	$\mu$ S7B10FE9200
Fuzzy inference module (FI78K/III) Note 2	This program performs fuzzy inference by linking the fuzzy knowledge data converted by Translator.			
	Host machine	OS	Distribution media	Part number
	PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A Note 1	3.5-inch 2HD	$\mu$ S5A13FI78K3
			5.25-inch 2HD	$\mu$ S5A10FI78K3
	IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC	$\mu$ S7B10FI78K3
Fuzzy inference debugger (FD78K/III)	This software supports the evaluation and adjustment of fuzzy knowledge data at the hardware level, by using an in-circuit emulator.			
	Host machine	OS	Distribution media	Part number
	PC-9800 series	MS-DOS Ver. 3.30 to Ver. 5.00A Note 1	3.5-inch 2HD	$\mu$ S5A13FD78K3
			5.25-inch 2HD	$\mu$ S5A10FD78K3
	IBM PC/AT	PC DOS (Ver. 3.1)	5.25-inch 2HC	$\mu$ S7B10FD78K3

**Notes 1.** This software cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

**2.** Under development

## Configuration of development tools



**Notes 1.** Under development

**2.** The socket is supplied with the emulation probe.

**Remark** The PG-1500 can be directly connected to the host machine via the RS-232-C interface.

### Cautions on CMOS Devices

#### ① Countermeasures against static electricity for all MOSs

**Caution** When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

#### ② CMOS-specific handling of unused input pins

**Caution** Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the V<sub>DD</sub> or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document.

#### ③ Statuses of all MOS devices at initialization

**Caution** The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

## μPD78350A, 78352A

**NEC**  
NEC Electronics Inc.

CORPORATE HEADQUARTERS\*

2880 Scott Boulevard  
P.O. Box 58062  
Santa Clara, CA 95052-8062  
TEL 408-588-6000

\* As of September 3, 1996

For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: **1-800-366-9782**  
or FAX your request to: **1-800-729-9288**

No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. ALL DEVICES SOLD BY NECEL ARE COVERED BY THE PROVISIONS APPEARING IN NECEL TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATION OF LIABILITY, WARRANTY, AND PATENT PROVISIONS. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customer must contact the responsible NECEL sales people to determine NECEL's willingness to support a given application.